Untitled
Abstract: No abstract text available
Text: JT2F D evice 6 Mbit/s JT2 Framer TXC-03702B DATA SHEET Product Preview DESCRIPTION 11 = The JT2 Framer JT2F is a CMOS VLSI device that provides the functions needed to frame a wideband payload to ITU G.704 and the NTT-specified 6312 kbit/s frame format for ATM operation. The JT2F interfaces to
|
OCR Scan
|
PDF
|
TXC-03702B
TXC-21047B,
RS-232
TXC-05150,
1DD4152
TXC-03702B-MB
|
CAT24C32
Abstract: CAT24C32I hfl 1008
Text: nbSfci^S G G G l b 3 G 7b4 bflE D CATALYST SEMICONDUCTOR CST IIIIIC R T R O r S T Fact m m iii S E M I C O N D U C T O R CAT24C32/CAT24C32I 32K-Bit SERIAL E2PROM FEATURES • l2C Bus Compatible* 100,000 Program/Erase Cycles ■ Low Power CMOS Technology 100 Year Data Retention
|
OCR Scan
|
PDF
|
G001b3G
CAT24C32/CAT24C32I
32K-Bit
CAT24C32Z)
CAT24C32/CAT24C321
internallyorganizedas4096x8bits.
DDDlb37
A15-A8
CAT24C32
CAT24C32I
hfl 1008
|
Untitled
Abstract: No abstract text available
Text: moi _ EDI8F82045C Electronic Designs Inc. Commercial Sixteen Megabit SRAM Module , 2 Megabits x 8 Static RAM CMOS Module Features The EDI8F82045C is a 16 megabit CMOS Static RAM based on four 512Kx8 Static RAMs mounted on a multi-layered epoxy laminate FR4 substrate.
|
OCR Scan
|
PDF
|
EDI8F82045C
EDI8F82045C
512Kx8
100ns
EDI8F82045LP)
EDI8F82045LP
ED18F82045C
0001b31
|
HIGHWAY 09a 16 PIN DIAGRAM
Abstract: No abstract text available
Text: Honeywell HTMOS High Temperature Products Advance Information HIGH TEMPERATURE 83C51 MICROCONTROLLER HT83C51 FEATURES • HTMOS Specified and Tested -55 to +225°C, Operation to +300°C • Half Duplex Programmable Serial Port with: - Framing Error Detection
|
OCR Scan
|
PDF
|
83C51
HT83C51
16-bit
16MHz
HT83C51
0001Li41
HIGHWAY 09a 16 PIN DIAGRAM
|
4x4 keyboard
Abstract: interfacing keyboard matrix transistor x1 3003 T7527 anti-bounce circuit Diode Zener a15 generator 1 hz keyboard 4X4 R2 33 kOhm PBD3551
Text: ERICSSON COMPONENTS INC lb E D • ERICSSON 5 * 3373bfi0 OOGlbSfl ñ ■ September 1989 T - lS - Z l- W PBD 3551 DTMF Generator Description Key Features The PBD 3551 Is a bipolar Integrated circuit implemented in I2 L technology. • Uses low cost 3.58 MHz TV-crystal or
|
OCR Scan
|
PDF
|
3373bfi0
D001b2a
key3551N
S-164
4x4 keyboard
interfacing keyboard matrix
transistor x1 3003
T7527
anti-bounce circuit
Diode Zener a15
generator 1 hz
keyboard 4X4
R2 33 kOhm
PBD3551
|
0117805t
Abstract: No abstract text available
Text: IBM0117805 IBM0117805M IBM0117805B IBM0117805P 2 M x 8 11/10 EDO DRAM Features • Low Power Dissipation • 2,097,152 word by 8 bit organization - Active max - 1 0 0 mA / 90 mA / 80 mA - Standby: TTL Inputs (max) - 2.0 mA - Standby: C M O S Inputs (max)
|
OCR Scan
|
PDF
|
IBM0117805
IBM0117805M
IBM0117805B
IBM0117805P
350ns
350ns)
0117805t
|
XCKJ
Abstract: XCK-L txc 7a XCK-L option Digital Alarm Clock by ttl LIMING RELAY LIMING VOLTAGE RELAY n191 TXC-02050 F1785
Text: J T 2 F D e v ic e 6 Mbit/s JT2 Framer TXC-03702B DATA SHEET Product Preview 1 1 •■■!:.:= DESCRIPTION = The JT2 Framer JT2F is a CMOS VLSI device that provides the functions needed to frame a wideband payload to ITU G.704 and the NTT-specified 6312 kbit/s
|
OCR Scan
|
PDF
|
TXC-03702B
TXC-05150,
TXC-21047B,
RS-232
TXC-03702B-MB
TD04152
XCKJ
XCK-L
txc 7a
XCK-L option
Digital Alarm Clock by ttl
LIMING RELAY
LIMING VOLTAGE RELAY
n191
TXC-02050
F1785
|
Untitled
Abstract: No abstract text available
Text: Sept. 1995 Edition 1.0a '- FUJITSU DATA SHEET ' MB1503 LOW-POWER PLL FREQUENCY SYNTHESIZER WITH POWER SAVE FUNCTION 1.1GHz The Fujitsu MB1503 is a serial input phase-locked loop (PLL) frequency synthesizer with a pulse-swallow function. A stand-by mode is provided to limit power consumption during
|
OCR Scan
|
PDF
|
MB1503
MB1503
16-bit
15-bit
14-bit
19-bit
18-bit
F16015S-2C
|
41 mux using ic 74153
Abstract: mvb bus schematics 74153 mux opti 82c602 internal diagram of ic 74153 74153 multiplexer IBM Blue Lightning TE VIPER 60 VA 4432 dram pin diagram of ic 74373
Text: 82C465MV/MVA/MVB Single-Chip Mixed Voltage Notebook Solution 1.0 Overview The OPTi 82C465MV chipset is a highly integrated ASIC that implements 32-bit AT-compatible core logic, along with power management and CPU thermal management hardware, in a single device. Its feature set provides an array of control and
|
OCR Scan
|
PDF
|
82C465MV/MVA/MVB
82C465MV
208-pin
100-pin
32-bit
100TQ
41 mux using ic 74153
mvb bus schematics
74153 mux
opti 82c602
internal diagram of ic 74153
74153 multiplexer
IBM Blue Lightning
TE VIPER 60 VA
4432 dram
pin diagram of ic 74373
|