TMP8237
Abstract: No abstract text available
Text: T O S H IB A TMP82C37A MULTIMODE DMA CONTROLLER TMP82C37AP-5/TMP82C37AM-5/TMP82C37AT-5 1. GENERAL DESCRIPTION T h e T M P 8 2 C 3 7 A P -5 /A M -5 /A T -5 h e r e in a f t e r r e f e r r e d to a s T M P 8 2 C 3 7 A is a m u ltim o d e d ire c t m e m o ry access (DM A) c o n tro lle r.
|
OCR Scan
|
PDF
|
TMP82C37AP-5/TMP82C37AM-5/TMP82C37AT-5
TMP82C37A
MPU85-271
TMP8237
|
p82c59a
Abstract: P82C59 icw1
Text: T O S H IB A TMP82C59A TOSHIBA MOS TYPE DEGITAL INTEGRATED CIRCUIT Silicon Monolithic CMOS Silicon Gate TMP82C59AP-2/TMP82C59AM-2 PRO GRAM M ABLE INTERRUPT CONTROLLER 1. GENERAL DESCRIPTION TM P82C59AP-2/AM -2 h erein a fter referred to as TM P82C59A is a program m able
|
OCR Scan
|
PDF
|
TMP82C59AP-2/TMP82C59AM-2
TMP82C59A
P82C59AP-2/AM
P82C59A)
MPU85-195
DIP28-P-600
MPU85-196
OP28-P-45Q
p82c59a
P82C59
icw1
|
P8255
Abstract: P8255A P8255AP-5
Text: TOSHIBA TMP8255A PROGRAM M ABLE PERIPHERAL INTERFACE TMP8255AP-5 1. GENERAL DESCRIPTION AND FEATURES The TMP8255A hereinafter referred to as PPI is a high Speed program m able input/output interface with three 8 -bit I/O ports. 24 I/O ports are divided into two
|
OCR Scan
|
PDF
|
TMP8255AP-5
TMP8255A
MPU85-169
MPU85-170
DIP40-P-600
MPU85-171
P8255
P8255A
P8255AP-5
|
Untitled
Abstract: No abstract text available
Text: TOSHIBA TMP82C55A CMOS PROGRAM M ABLE PERIPHERAL INTERFACE TMP82C55AP-2/TMP82C55AM-2 TMP82C55AP-10/TMP82C55AM-10 1. GENERAL DESCRIPTION AND FEATURES T h e T M P 82C 55A h e r e in a f t e r r e f e r re d to a s P P I is a CM O S h ig h S peed program m able in p u t/o u tp u t interface w ith th ree 8 -b it I/O ports. 24 I/O P o rts are divided
|
OCR Scan
|
PDF
|
TMP82C55AP-2/TMP82C55AM-2
TMP82C55AP-10/TMP82C55AM-10
TMP82C55A
P82C55A
PU85-149
DIP40-P-600
40PIN
|
TC74HC373P
Abstract: tr-5-t ssop40 TMP8237 TMP82C37A TMP82C37AM-5 TMP82C37AP-5 TMP82C37AT-5 TMP8237AP MPU85-207
Text: TO SH IBA TMP82C37A MULTIMODE DMA CONTROLLER TMP82C37AP-5/TMP82C37AM-5/TMP82C37AT-5 1. GENERAL DESCRIPTION The TM P82C37AP-5/AM -5/AT-5 h e re in a fte r referred to as TM P82C37A is a m ultim ode direct memory access (DMA) controller. The TM P82C37A im proves the
|
OCR Scan
|
PDF
|
TMP82C37A
TMP82C37AP-5/TMP82C37AM-5/TMP82C37AT-5
TMP82C37AP-5/AM-5/AT-5
TMP82C37A)
TMP82C37A
TMP8237A
TMP8237A.
TC74HC373P
tr-5-t
ssop40
TMP8237
TMP82C37AM-5
TMP82C37AP-5
TMP82C37AT-5
TMP8237AP
MPU85-207
|
8156p
Abstract: TMP8156P tmp8155p tmp8155 TMP8155P-2 TMP8156P-2 8155 addressing mode TMP8085 MPU85
Text: TOSHIBA TMP8155/8156 TMP8155P-2/TMP8156P-2 256 BYTE STATIC RAM WITH I/O PORTS AND TIMER 1. GENERAL DESCRIPTION The T M P 8155/8156P -2 are RAM including I/O ports and counter/tim er on one chip for u sing in the T L C S -85A m icrocom puter system . The RAM portion is designed w ith 2K
|
OCR Scan
|
PDF
|
TMP8155/8156
TMP8155P-2/TMP8156P-2
TMP8155/8156P-2
TLCS-85A
MPU85-39
MPU85-40
40Pins
DIP40-P-600
8156p
TMP8156P
tmp8155p
tmp8155
TMP8155P-2
TMP8156P-2
8155 addressing mode
TMP8085
MPU85
|
TMP8237
Abstract: No abstract text available
Text: TOSHIBA TMP8237A MULTIMODE DM A CONTROLLER TMP8237AP-5 1. GENERAL DESCRIPTION The TM P8237AP-5 hereinafter referred to as TMP8237A is a m ultim ode direct m em ory access (DMA) controller. The TM P8237A improves the system function by directly transferrin g inform ation between the system memory and external devices.
|
OCR Scan
|
PDF
|
TMP8237AP-5
TMP8237A
P8237AP-5
TMP8237A)
P8237A
TC74H
C373P
TMP8237
|
Untitled
Abstract: No abstract text available
Text: TOSHIBA TMP82C37A M U LT IM O D E D M A CONTROLLER TMP82C37AP-5/TMP82C37AM-5/TMP82C37AT-5 1. G EN ER A L DESCRIPTION The TMP82C37AP-5/AM-5/AT-5 hereinafter referred to as TMP82C37A is a multimode direct memory access (DMA) controller. The TMP82C37A improves the
|
OCR Scan
|
PDF
|
TMP82C37AP-5/TMP82C37AM-5/TMP82C37AT-5
TMP82C37A
TMP82C37AP-5/AM-5/AT-5
TMP82C37A)
TMP82C37A
TC74HC373P
|