Untitled
Abstract: No abstract text available
Text: xr PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - CC/HDLC ARCHITECTURAL DESCRIPTION NOVEMBER 2005 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter
|
Original
|
PDF
|
XRT79L71
XRT79L71
|
7256A
Abstract: 7256AE mt46v32m8 EP1S25F1020C5 EPM3256A PCI_T32 MegaCore Optrex vhdl code for ddr sdram controller altera board
Text: PCI Development Kit, Stratix Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com UG-STXPCIDVKT-1.0 P25-09107-00 Kit Version: Document Version: Document Date: 1.0.0 1.0.0 rev. 1 May 2003 Copyright PCI Development Kit, Stratix Edition Getting Started User Guide
|
Original
|
PDF
|
P25-09107-00
7256A
7256AE
mt46v32m8
EP1S25F1020C5
EPM3256A
PCI_T32 MegaCore
Optrex
vhdl code for ddr sdram controller
altera board
|
852 transistor datasheet
Abstract: analog devices select guide 2010 Master/Target PCI VHDL Core pci verilog code verilog hdl code for parity generator vhdl code for 8-bit parity checker PCI_T32 MegaCore Extended PCI Arbiter PCI PROJECT verilog code for pci to pci bridge
Text: PCI Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Compiler Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: TR4 User Manual 1 www.terasic.com March 18, 2014 CONTENTS CHAPTER 1 OVERVIEW . 1 1.1 GENERAL DESCRIPTION . 1
|
Original
|
PDF
|
|
mx Z015
Abstract: 0x09D6 nd-152 ND151 auxiliary contact SK11 DANUBE ski mx 1AC5 GEN51 able mx 1608 RX
Text: S4805CBI11 DANUBE Datasheet Revision 1.10 February 4, 2003 AMCC Dear customer, Thank you for choosing an AMCC device. We appreciate your confidence in our products. To ensure your complete satisfaction with our products and technologies, we have prepared this
|
Original
|
PDF
|
S4805CBI11
S4805CBI11:
STS-48/STM-16
mx Z015
0x09D6
nd-152
ND151
auxiliary contact SK11
DANUBE
ski mx
1AC5
GEN51
able mx 1608 RX
|
software requrement specification
Abstract: AN320 DW10 EP1S60F1020C6 PDN0906
Text: HyperTransport MegaCore Function User Guide c The IP described in this document is scheduled for product obsolescence and discontinued support as described in PDN0906. Therefore, Altera does not recommend use of this IP in new designs. For more information about Altera’s
|
Original
|
PDF
|
PDN0906.
software requrement specification
AN320
DW10
EP1S60F1020C6
PDN0906
|
IC 7411 DATA SHEET
Abstract: z035 DE Z042 0x83CC 4/Z0 607 MA GP 652 Z010 TADM04622 AE Z027 741 IC data sheet z02d
Text: Data Sheet August 18, 2004 MARS 2G5 P-Pro TDAT162G52 SONET/SDH 155/622/2488 Mbits/s Data Interface Features • ■ ■ ■ One of the next-generation, system-on-a-chip devices of Agere Systems’ multiservice access & rate solutions MARSTM family of framers.
|
Original
|
PDF
|
TDAT162G52)
STS-12/STM-4,
STS-48/STM-16.
DS02-197SONT
IC 7411 DATA SHEET
z035
DE Z042
0x83CC
4/Z0 607 MA GP 652
Z010
TADM04622
AE Z027
741 IC data sheet
z02d
|
vhdl code for ddr2
Abstract: PCI-DEVKIT-2C35 DDR2 DIMM VHDL EP2C35F672 Cyclone II EP2C35 0x0000028 development kits Ethernet-MAC using vhdl RTL code for ethernet EP2C35
Text: PCI Development Kit, Cyclone II Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com P25-11480-00 Development Kit Version: Document Version: Document Date: 1.0.0 1.0.0 May 2005 Copyright 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
P25-11480-00
EP2C35
vhdl code for ddr2
PCI-DEVKIT-2C35
DDR2 DIMM VHDL
EP2C35F672
Cyclone II EP2C35
0x0000028
development kits
Ethernet-MAC using vhdl
RTL code for ethernet
|
0X1F65
Abstract: 0X1121
Text: xr PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION OCTOBER 2005 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter
|
Original
|
PDF
|
XRT79L71
XRT79L71
0X1F65
0X1121
|
DMO 565 R
Abstract: No abstract text available
Text: xr PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - ATM ARCHITECTURAL DESCRIPTION NOVEMBER 2005 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter
|
Original
|
PDF
|
XRT79L71
XRT79L71
DMO 565 R
|
verilog code for max1619
Abstract: pci card schematic
Text: 1 CONTENTS 0H CHAPTER 1 1H 2H 3H 4H 6H 7H 8H 9H 50H 1.2 KEY FEATURES . 5 51H 1.3 BLOCK DIAGRAM . 6
|
Original
|
PDF
|
179H177H
46H46H
47H47H
48H48H
si570
verilog code for max1619
pci card schematic
|
tca02
Abstract: AF-UNI-0010 0x513 concatenated and OC-3 and STM-1 ag20 tayio dfp 1016 TCA 105B CRC-16 CRC-32 GR-253-CORE
Text: 38 AM S/UNI -8x155 ASSP Telecom Standard Product Data Sheet Released da y, 14 Oc to S/UNI®-8x155 be r, 20 03 01 :0 4: PM5380 Data Sheet Released Issue No. 2: June 2002 lo ad ed by Am r Ma ns ou ro fS ilic on Ex pe rt Te cn ol og yI nc on Tu es SATURN® User Network Interface
|
Original
|
PDF
|
-8x155
-8x155
PM5380
8x155)
tca02
AF-UNI-0010
0x513
concatenated and OC-3 and STM-1
ag20 tayio
dfp 1016
TCA 105B
CRC-16
CRC-32
GR-253-CORE
|
Untitled
Abstract: No abstract text available
Text: 24 AM S/UNI -8x155 ASSP Telecom Standard Product Data Sheet Released id ay ,2 9O ct ob S/UNI®-8x155 er ,2 00 4 11 :0 2: PM5380 Data Sheet Released Issue No. 2: June 2002 Do wn lo ad ed by Co nt e nt T ea m of Pa rtm in er In co n Fr SATURN® User Network Interface
|
Original
|
PDF
|
-8x155
-8x155
PM5380
8x155)
|
concatenated and OC-3 and STM-1
Abstract: 0xF19 0xD39 0xF29 0x733 CERAMIC PIN GRID ARRAY 120 pins 0X006 PMC-2000495 0x209 0xB13
Text: 5: 01 PM S/UNI -16x155 ASSP Telecom Standard Product Data Sheet Released id ay ,2 9O ct ob S/UNI®-16x155 er ,2 00 4 01 :3 PM5382 Data Sheet Released Issue No. 3: April 2002 Do wn lo ad ed by Co nt e nt T ea m of Pa rtm in er In co n Fr SATURN® User Network Interface
|
Original
|
PDF
|
-16x155
PMC-2000495,
16X155)
-16x155
PM5382
PMC-2000495
31x31
concatenated and OC-3 and STM-1
0xF19
0xD39
0xF29
0x733
CERAMIC PIN GRID ARRAY 120 pins
0X006
PMC-2000495
0x209
0xB13
|
|
|
dmo 465
Abstract: No abstract text available
Text: xr PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - PPP ARCHITECTURAL DESCRIPTION DECEMBER 2005 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter
|
Original
|
PDF
|
XRT79L71
XRT79L71
dmo 465
|
SMIA85
Abstract: S5K4A2FA23 CAMERA MODULE CCP2 SMIA 85 SMIA 85 S5K* CMOS smia 65 camera module S5K* CIS CMOS RAW-10 RAW10
Text: S5K4A2FA23 – 1/4 INCH SXGA CMOS IMAGE SENSOR PRELIMINARY DATA SHEET REV. 0.10 S5K4A2FA23 1/4” SXGA CMOS Image Sensor supporting SMIA 1.0 Preliminary Data Sheet (Rev. 0.10) SAMSUNG ELECTRONICS PROPRIETARY Copyright 2006 Samsung Electronics, Inc. All Rights Reserved
|
Original
|
PDF
|
S5K4A2FA23
Page11.
SMIA85
S5K4A2FA23
CAMERA MODULE CCP2 SMIA 85
SMIA 85
S5K* CMOS
smia 65 camera module
S5K* CIS CMOS
RAW-10
RAW10
|
sdc 7500
Abstract: st 9548 GT 1081 TI-XIO1100 PX1011A switch mode power supply handbook 8600 gt avalon vhdl byteenable design of dma controller using vhdl marking 2188
Text: PCI Express Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Compiler Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: CONTENTS CHAPTER 1 INTRODUCTION OF THE PCA CARD .2 1.1 Features .2
|
Original
|
PDF
|
|
0X30B
Abstract: 0x63b stm 476 10V til192 A03 AGILENT dfp 1016 G781 TCA 105B GR-253-CORE PM5382
Text: PMC-Sierra, Inc. PRELIMINARY S/UNI-16X155 PM5382 S/UNI-16X155 DATASHEET PMC-2000495 ISSUE 2 SATURN USER NETWORK INTERFACE 16X155 PM5382 S/UNI-16X155 SATURN USER NETWORK INTERFACE (16X155) S/UNI-â 16X155 DATASHEET PROPRIETARY AND CONFIDENTIAL PRELIMINARY
|
Original
|
PDF
|
S/UNI-16X155
PM5382
PMC-2000495
16X155)
16X155
0X30B
0x63b
stm 476 10V
til192
A03 AGILENT
dfp 1016
G781
TCA 105B
GR-253-CORE
PM5382
|
GR-499-CORE
Abstract: dmo 365 r 17X17 GR-253 XRT79L71 XRT79L71IB CIRCUIT DIAGRAM UPS HDLC HDB3 AMI ENCODER DECODER
Text: PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMER/LIU COMBO - REGISTER/ OCTOBER 2010 GENERAL DESCRIPTION REV. P2.0.0 • Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation The XRT79L71 is a single channel, integrated DS3/
|
Original
|
PDF
|
XRT79L71
XRT79L71
GR-499-CORE
dmo 365 r
17X17
GR-253
XRT79L71IB
CIRCUIT DIAGRAM UPS
HDLC
HDB3 AMI ENCODER DECODER
|
block diagram for ic 7404 input id
Abstract: dmo 365 r 17X17 GR-253 GR-499-CORE MPC860 XRT79L71 XRT79L71IB C5339 equalizer ic 5218
Text: PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE OCTOBER 2010 GENERAL DESCRIPTION The XRT79L71 is a single channel, integrated DS3/ E3 framing controller and Line Interface Unit with Jitter Attenuator that is designed to support Frame processing. For Clear-Channel Framer applications, this
|
Original
|
PDF
|
XRT79L71
XRT79L71
block diagram for ic 7404 input id
dmo 365 r
17X17
GR-253
GR-499-CORE
MPC860
XRT79L71IB
C5339
equalizer ic 5218
|
0X1172
Abstract: PCI express design MRD 532 PCIe Endpoint fpga altera EP2SGX90FF1508C3 verilog code for pci express AN532 vhdl code for system alert
Text: AN 532: An SOPC Builder PCI Express Design with GUI Interface Application Note 532 June 2008, ver. 1.0 This application note teaches you how to build an SOPC Builder system that includes a PCI Express MegaCore function and download it to a development board. This application note builds on the concepts
|
Original
|
PDF
|
|
LED Dot Matrix vhdl code
Abstract: m4k9 TLP 527 cdma code source .vhd
Text: IP Compiler for PCI Express User Guide IP Compiler for PCI Express User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-PCI10605-3.0 Document last updated for Altera Complete Design Suite version: Document publication date: 11.0 May 2011 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
PDF
|
UG-PCI10605-3
LED Dot Matrix vhdl code
m4k9
TLP 527
cdma code source .vhd
|
STV0987
Abstract: SMIA65
Text: VX6953CB 5.1 megapixel EDOF camera module Datasheet - production data Description The VX6953CB camera module is designed for use across a range of mobile phone handsets and accessories. It embeds high quality still camera functions and also supports HD video.
|
Original
|
PDF
|
VX6953CB
VX6953CB
RAW10.
RAW10
STV0987
SMIA65
|