Nx62
Abstract: DS3100 DS3104GN DS3104-SE GR-1244-CORE GR-253-CORE GR-499-CORE
Text: Rev: 072407 DS3104-SE Line Card Timing IC with Synchronous Ethernet Support General Description The DS3104-SE is a low-cost, feature-rich timing IC for line cards with synchronous Gigabit Ethernet GbE , 10-Gigabit Ethernet (10GbE), and Fast Ethernet ports.
|
Original
|
DS3104-SE
DS3104-SE
10-Gigabit
10GbE)
Nx62
DS3100
DS3104GN
GR-1244-CORE
GR-253-CORE
GR-499-CORE
|
PDF
|
ACS8510
Abstract: GR-1244 GR-1244-CORE GR-253-CORE T010
Text: ACS8510 Rev2.1 SETS Synchronous Equipment Timing Source for SONET or SDH Network Elements FINAL ADVANCED COMMUNICATIONS Description Features The ACS8510 is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source SETS function in a SONET or SDH Network Element. The device generates SONET or
|
Original
|
ACS8510
ISO9001
00/August
GR-1244
GR-1244-CORE
GR-253-CORE
T010
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ACS8515 Rev2.1 LC/P ADVANCED COMMUNICATIONS Line Card Protection Switch for SONET or SDH Network Elements FINAL Description Features The ACS8515 is a highly integrated, single-chip solution for ‘hit-less’ protection switching of SEC clocks from Master and Slave SETS clockcards
|
Original
|
ACS8515
ISO9001
00/November
|
PDF
|
ST10Nm
Abstract: 32000K
Text: STLC5465B MULTI-HDLC WITH n x 64 SWITCHING MATRIX ASSOCIATED . . . . . . . . . . . . . 32 TxHDLCs WITH BROADCASTING CAPABILITY AND/OR CSMA/CR FUNCTION WITH AUTOMATIC RESTART IN CASE OF TX FRAME ABORT 32 RxHDLCs INCLUDING ADDRESS RECOGNITION 16 COMMAND/INDICATE CHANNELS 4 OR
|
Original
|
STLC5465B
ST10Nm
32000K
|
PDF
|
ana60
Abstract: AFM2 AFM8 hdlc INTEL 386EX TDA 1512 STLC5466 TQFP176 Motorola CMOS Dynamic RAM 1M x 1 1989
Text: STLC5466 64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 64 TX HDLCs with broadcasting capability and/ or CSMA/CR function with automatic restart in case of Tx frame abort
|
Original
|
STLC5466
64KB/S
ana60
AFM2
AFM8
hdlc
INTEL 386EX
TDA 1512
STLC5466
TQFP176
Motorola CMOS Dynamic RAM 1M x 1 1989
|
PDF
|
IC 7106
Abstract: IC1 723 N13T1 I431 telcordia
Text: DEMO KIT AVAILABLE DS3100 Stratum 3/3E Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements. With two multiprotocol BITS/SSU receivers
|
Original
|
DS3100
GR1244,
GR-253,
IC 7106
IC1 723
N13T1
I431
telcordia
|
PDF
|
Ic 7423
Abstract: No abstract text available
Text: DEMO KIT AVAILABLE DS3101 Stratum 3/3E Timing Card IC www.maxim-ic.com FEATURES GENERAL DESCRIPTION When paired with an external TCXO or OCXO, the DS3101 is a highly integrated central timing and synchronization solution for SONET/SDH network elements. With 14 input clocks, the device directly
|
Original
|
DS3101
GR-1244,
GR-253,
Ic 7423
|
PDF
|
IC 7106
Abstract: No abstract text available
Text: DS3100 Stratum 3/3E Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements. With two multiprotocol BITS/SSU receivers
|
Original
|
DS3100
GR1244,
GR-253,
freq64)
IC 7106
|
PDF
|
motorola 6800 8bit hardware architecture
Abstract: 6800 intel microprocessor pin diagram motorola 6800 8bit software architecture AFM8 VCXO 2048khz crystal 68020-16 80C186-16 AFM2 ana61 control unit of 68020
Text: STLC5465B MULTI-HDLC WITH n x 64 SWITCHING MATRIX ASSOCIATED . . . . . . . . . . . . . 32 TxHDLCs WITH BROADCASTING CAPABILITY AND/OR CSMA/CR FUNCTION WITH AUTOMATIC RESTART IN CASE OF TX FRAME ABORT 32 RxHDLCs INCLUDING ADDRESS RECOGNITION 16 COMMAND/INDICATE CHANNELS 4 OR
|
Original
|
STLC5465B
STLC5465B
motorola 6800 8bit hardware architecture
6800 intel microprocessor pin diagram
motorola 6800 8bit software architecture
AFM8
VCXO 2048khz crystal
68020-16
80C186-16
AFM2
ana61
control unit of 68020
|
PDF
|
ACS8520
Abstract: ACS8530 DS3100 DS3101 DS3101GN GR-1244 GR-253 ocxo 25MHz GR378
Text: DS3101 Stratum 3/3E Timing Card IC www.maxim-ic.com FEATURES GENERAL DESCRIPTION When paired with an external TCXO or OCXO, the DS3101 is a highly integrated central timing and synchronization solution for SONET/SDH network elements. With 14 input clocks, the device directly
|
Original
|
DS3101
DS3101
GR-1244,
GR-253,
ACS8520
ACS8530
DS3100
DS3101GN
GR-1244
GR-253
ocxo 25MHz
GR378
|
PDF
|
ACS8510
Abstract: GR-1244 GR-1244-CORE GR-253-CORE T010 HOT TO READ THE LABLE ON THE BOX serial number of internet manager ate di hex ned
Text: ACS8510 Rev2.1 SETS Synchronous Equipment Timing Source for SONET or SDH Network Elements FINAL ADVANCED COMMUNICATIONS Description Features The ACS8510 is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source SETS function in a SONET or SDH Network Element. The device generates SONET or
|
Original
|
ACS8510
ISO9001
06/October
GR-1244
GR-1244-CORE
GR-253-CORE
T010
HOT TO READ THE LABLE ON THE BOX
serial number of internet manager
ate di hex ned
|
PDF
|
circuit diagram wireless spy camera
Abstract: interfacing 8051 with 300 GSM Modem datasheet PIC Microcontroller GSM Modem cash box guard project with procedure pmb 4220 interfacing 8051 with GSM Modem Siemens pmb 4220 pbc 05 ericsson Marking Code SMD databook gsm coding in c for 8051 microcontroller
Text: Contents Page Introduction . Quality Assurance . Page 3 Package Information 4 Summary of Types in Alphanumerical Order Mobile Communication ICs . 208 . 209 .
|
Original
|
D-81671
circuit diagram wireless spy camera
interfacing 8051 with 300 GSM Modem datasheet
PIC Microcontroller GSM Modem
cash box guard project with procedure
pmb 4220
interfacing 8051 with GSM Modem
Siemens pmb 4220
pbc 05 ericsson
Marking Code SMD databook
gsm coding in c for 8051 microcontroller
|
PDF
|
VCXO 2048khz crystal
Abstract: ana61 ana60 hdlc ITS31 NCR Microelectronics Division 80C186 80C188 PQFP160 STLC5464
Text: STLC5464 MULTI-HDLC WITH n x 64 SWITCHING MATRIX ASSOCIATED . . . . . . . . . . . . . . 32 TxHDLCs WITH BROADCASTING CAPABILITY AND/OR CSMA/CR FUNCTION WITH AUTOMATIC RESTART IN CASE OF TX FRAME ABORT 32 RxHDLCs INCLUDING ADDRESS RECOGNITION 16 COMMAND/INDICATE CHANNELS 4 OR
|
Original
|
STLC5464
STLC5464
VCXO 2048khz crystal
ana61
ana60
hdlc
ITS31
NCR Microelectronics Division
80C186
80C188
PQFP160
|
PDF
|
ACS8510
Abstract: GR-1244 GR-1244-CORE GR-253-CORE T010
Text: ACS8510 Rev2.1 SETS Synchronous Equipment Timing Source for SONET or SDH Network Elements FINAL ADVANCED COMMUNICATIONS Description Features The ACS8510 is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source SETS function in a SONET or SDH Network Element. The device generates SONET or
|
Original
|
ACS8510
02/March
GR-1244
GR-1244-CORE
GR-253-CORE
T010
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: DS3100 Stratum 3/3E Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements. With two multiprotocol BITS/SSU receivers
|
Original
|
DS3100
DS3100
GR1244,
GR-253,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DEMO KIT AVAILABLE DS3101 Stratum 3/3E Timing Card IC www.maxim-ic.com FEATURES GENERAL DESCRIPTION When paired with an external TCXO or OCXO, the DS3101 is a highly integrated central timing and synchronization solution for SONET/SDH network elements. With 14 input clocks, the device directly
|
Original
|
DS3101
DS3101
GR-1244,
GR-253,
|
PDF
|
ACS8515
Abstract: No abstract text available
Text: ACS8515 Rev2.1 LC/P ADVANCED COMMUNICATIONS Line Card Protection Switch for SONET or SDH Network Elements FINAL Description Features The ACS8515 is a highly integrated, single-chip solution for hit-less protection switching of SEC clocks from Master and Slave SETS clockcards
|
Original
|
ACS8515
ISO9001
05/December
|
PDF
|
16384-kHz
Abstract: H-16 ITS00225
Text: Memory Time Switch Large H-16 MHz MTSL-16 PEB 2047-16 General Description Type Package The MTSL-16 is an upward compatible device to the MTSL. The MTSL-16 supports 16-MHz clocking and switching capability of 1024 x 1024 time-slots. PEB 2047-16-N P-LCC-44-1 (SMD)
|
Original
|
MTSL-16)
MTSL-16
16-MHz
2047-16-N
P-LCC-44-1
16384-kbit/s
16384-kbit/s
8192-kHz
16384-kHz
H-16
ITS00225
|
PDF
|
amp 4546
Abstract: ssmf 34.368Mhz e2 e3 8448 RESREF amp 4546 jc ACS8520 ACS8530 DS3100 DS3100GN GR-1244
Text: 19-4546; Rev 9; 5/09 DEMO KIT AVAILABLE DS3100 Stratum 2/3E/3 Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network
|
Original
|
DS3100
DS3100
GR1244,
GR-253,
166ns
amp 4546
ssmf
34.368Mhz e2 e3 8448
RESREF
amp 4546 jc
ACS8520
ACS8530
DS3100GN
GR-1244
|
PDF
|
tda 11135
Abstract: motorola 68000
Text: {Z T S G S -T H O M S O N JÆ, IM » I[L I ^ [M i* STLC5464 MULTI-HDLC WITH n x 64 SWITCHING MATRIX ASSOCIATED 32 TxHDLCs WITH BROADCASTING CAPA BILITY AND/OR CSMA/CR FUNCTION WITH AUTOMATIC RESTART IN CASE OF TX FRAMEABORT 32 RxHDLCs INCLUDING ADDRESS REC
|
OCR Scan
|
STLC5464
STLC5464
tda 11135
motorola 68000
|
PDF
|
tda 11135
Abstract: TDA 11115 VCXO 2048khz crystal MICROPROCESSOR 68000 intel 80c188 intel 81 imo tdms timer tda 11135 voltage data 68020-16 80C188
Text: 7 7 S G S -T H O M S O N @ 03 iHi glT[ïM 0(g@ STLC 5464 M U LTI-H D LC W ITH n x 64 SW ITC H IN G M ATRIX ASSO CIATED A D VA N C E DATA • 32 Tx HD LC s W ITH BR O A D C A S T IN G C A P A BILITY A N D /O R C S M A /C R FU N C TIO N W ITH A U T O M A T IC R ES TA R T IN C AS E O F Tx
|
OCR Scan
|
STLC5464
256x256
tda 11135
TDA 11115
VCXO 2048khz crystal
MICROPROCESSOR 68000
intel 80c188
intel 81
imo tdms timer
tda 11135 voltage data
68020-16
80C188
|
PDF
|
PEB2466
Abstract: xway
Text: SIEMENS PEB 2466 Programming the SICOFI -4 ¿iC 3 Programming the SICOFI®-4 fiC With the appropriate commands, the SICOFI-4 jjC can be programmed and verified very flexibly via the ^-controller interface. With the first byte received via DIN, one of 3 different types of commands SOP, XOP
|
OCR Scan
|
|
PDF
|
tdm ip10
Abstract: PFSP
Text: /= T ^ 7/ S G S -T H O M S O N R IL iO T O T D g i S T L C 5460 LINE CARD INTERFACE CONTROLLER • BOARD CONTROLLER FOR UP TO 16 ISDN LINES OR 16 VOICE SUBSCRIBERS. ■ TWO SERIAL INTERFACES: -PCM Four bidirectional multiplexes -GCI One or two at 2 Mb/s.
|
OCR Scan
|
|
PDF
|
M915
Abstract: No abstract text available
Text: /T T * li. S G S -IH O M S O N lÄ G M IIL i » « © ! S T LC 5 4 3 2 2Mbit C E P T & PRIM ARY RATE CONTROLLER DEVICE PR ELIM IN A R Y DATA • ONE CHIP SOLUTION FROM PCM BUS TO TRANSFORMER CEPT STANDARD ■ ISDN PRIMARY ACCESS CONTROLLER (COMPATIBLE WITH ETSI, OPTION 1 AND 2)
|
OCR Scan
|
ST5451/MK50H25/MK5027
STLC5432
TQFP44
10x10)
M915
|
PDF
|
