lfxp2-40e
Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1144
TN1220.
TN1143
lfxp2-40e
LVCMOS25
LD48
LFXP2-17E-5FTN256C
ispLEVER project Navigator route place
LFXP2-5E-5QN
IPUG35
LFXP2-8E
|
PDF
|
LCMXO2-1200HC-4TG100C
Abstract: LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC
Text: MachXO2 Family Handbook HB1010 Version 01.0, November 2010 MachXO2 Family Handbook Table of Contents November 2010 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1010
LCMXO2-1200HC-4TG100C
LCMXO2-256HC-4TG100I
LCMXO2-1200
tn1200
lcmxo2
LCMXO2-1200HC-4TG100
LCMXO2-2000
LCMXO2-7000
MachXO2-1200
LCMXO2-4000HC
|
PDF
|
sc73p1601md
Abstract: SC73P16 SC73P1601MC BD ROM SC73P1601 ll30 000H-01FH Silan label SC73P1601M 10010b
Text: SC73P1601 1K程序的4位红外遥控MCU（OTP型） 描述 SC73P1601 是一款基于 CMOS 工艺的四位 MCU 核，通过 OTP 编程，可以实现为多种专用于红外遥控 系统中发射部分的集成电路。SC73P1601 在软件和封 装上兼容 SC73C1602。
|
Original
|
SC73P1601
SC73C1602
OP-20-300-1
OP-20-375-1
SSOP-20-300-0
SSOP-20-225-0
SC73P1601M
sc73p1601md
SC73P16
SC73P1601MC
BD ROM
SC73P1601
ll30
000H-01FH
Silan label
SC73P1601M
10010b
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.1EA, February 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
other3-17EA,
328-ball
LatticeECP3-17EA,
|
PDF
|
SC73P1601
Abstract: SC73P1601MD EPROM sop 40 Eprom 13 SC73P16
Text: SC73P1601 1K程序的4位红外遥控MCU（OTP型） 描述 SC73P1601 是一款基于 CMOS 工艺的四位 MCU 核，通过 OTP 编程，可以实现为多种专用于红外遥控 系统中发射部分的集成电路。SC73P1601 在软件和封 装上兼容 SC73C1602。
|
Original
|
SC73P1601
SC73C1602
OP-20-300-1
OP-20-375-1
SSOP-20-300-0
SSOP-20-225-0
SC73P1601M
SC73P1601
SC73P1601MD
EPROM sop 40
Eprom 13
SC73P16
|
PDF
|
LFE3-17EA
Abstract: LFE3-35EA-6FN484C DS1021 ECP3-35 ECP3-95 16x4-Bit convolution encoders LFE335EA6FN484C LFE3-35EA-8FN484C LFE3-95EA-6FN484C
Text: LatticeECP3 Family Data Sheet DS1021 Version 01.9EA, July 2011 LatticeECP3 Family Data Sheet Introduction December 2010 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA
256-ball
LatticeECP-35EA
256ball
LFE3-17EA
LFE3-35EA-6FN484C
ECP3-35
ECP3-95
16x4-Bit
convolution encoders
LFE335EA6FN484C
LFE3-35EA-8FN484C
LFE3-95EA-6FN484C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MachXO2 Family Data Sheet DS1035 Version 2.6, July 2014 MachXO2 Family Data Sheet Introduction February 2014 Features Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O interfaces top and bottom sides only
|
Original
|
DS1035
DS1035
LCMXO2-2000ZE-1UWG49ITR
UWG49
LCMXO2-2000ZE-1UWG49CTR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeXP2 Family Data Sheet DS1009 Version 2.1, August 2014 LatticeXP2 Family Data Sheet Introduction February 2012 Data Sheet DS1009 Flexible I/O Buffer Features • sysIO™ buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II
|
Original
|
DS1009
DS1009
HSTL15
HSTL18
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP5 Family Handbook HB1012 Version 01.0, March 2014 Table of Contents LatticeECP5 Family Handbook Section I. LatticeECP5 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1012
HB1012
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.5EA, February 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
|
PDF
|
Lattice Semiconductor Package Diagrams 256-Ball fpBGA
Abstract: 16-bit adder
Text: LatticeECP2/M Family Data Sheet DS1007 Version 02.1, September 2006 LatticeECP2/M Family Data Sheet Introduction September 2006 Advance Data Sheet DS1007 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic
|
Original
|
DS1007
DS1007
200MHz)
ECP2-12.
Lattice Semiconductor Package Diagrams 256-Ball fpBGA
16-bit adder
|
PDF
|
ISA CODE VHDL
Abstract: 16x4 ram VERILOG IPUG35
Text: LatticeXP2 Family Handbook HB1004 Version 02.3, January 2009 LatticeXP2 Family Handbook Table of Contents January 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1130
TN1141
TN1143,
ISA CODE VHDL
16x4 ram VERILOG
IPUG35
|
PDF
|
prbs pattern generator using vhdl
Abstract: BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1003
TN1113
TN1149
TN1102
TN1103
TN1105
TN1107
TN1108
TN1109
TN1124
prbs pattern generator using vhdl
BUT16
|
PDF
|
lfe2
Abstract: PL25B
Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.6, April 2007 LatticeECP2/M Family Data Sheet Introduction April 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic
|
Original
|
DS1006
DS1006
200MHz)
266MHz)
256fpBGA
484-fpBGA
ECP2M35E.
266MHz.
1152-fpBGA
ECP2M70
lfe2
PL25B
|
PDF
|
|
|
8 bit alu in vhdl mini project report
Abstract: DDR3 layout guidelines lfe3-17ea-6fn484c lfe3-35 LFE3-17EA-7FTN256C LFE3-17EA-6FTN256C HB1009 LFE3-70EA-6FN672C DDR3 layout LFE395
Text: LatticeECP3 Family Handbook HB1009 Version 04.1, January 2012 LatticeECP3 Family Handbook Table of Contents January 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1009
TN1176
TN1179
TN1189
TN1180
TN1178
8 bit alu in vhdl mini project report
DDR3 layout guidelines
lfe3-17ea-6fn484c
lfe3-35
LFE3-17EA-7FTN256C
LFE3-17EA-6FTN256C
LFE3-70EA-6FN672C
DDR3 layout
LFE395
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP2/M Family Handbook HB1003 Version 02.2, February 2007 LatticeECP2/M Family Handbook Table of Contents February 2007 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1003
TN1106
TN1103
TN1149.
|
PDF
|
lfe2m35e7fn484c
Abstract: No abstract text available
Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.7, July 2007 LatticeECP2/M Family Data Sheet Introduction July 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1006
DS1006
200MHz)
266MHz)
1152-fpBGA
ECP2M70
ECP2M100.
LatticeECP2M20
lfe2m35e7fn484c
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LA-LatticeXP2 Family Data Sheet DS1024 Version 01.3, January 2012 LA-LatticeXP2 Family Data Sheet Introduction January 2012 Data Sheet DS1024 Features Flexible I/O Buffer • sysIO buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II
|
Original
|
DS1024
DS1024
HSTL15
HSTL18
AEC-Q100
|
PDF
|
LAXP2-5E-5TN144E
Abstract: DS1024 TN1137 AEC-Q100 turbo encoder simulink QNEG01
Text: LA-LatticeXP2 Family Data Sheet DS1024 Version 01.1, August 2008 LA-LatticeXP2 Family Data Sheet Introduction June 2008 Data Sheet DS1024 • Flexible I/O Buffer Features • sysIO buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II
|
Original
|
DS1024
DS1024
HSTL15
HSTL18
AEC-Q100
LAXP2-5E-5TN144E
TN1137
turbo encoder simulink
QNEG01
|
PDF
|
ECP3EA
Abstract: LFE3-95EA-6FN484C Socket 1156 VID pinout DDR3 timing lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.2EA, April 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA,
328-ball
ECP3EA
LFE3-95EA-6FN484C
Socket 1156 VID pinout
DDR3 timing
lfe3-17ea-6fn484c
lfe3
LFE3-17EA6FN484C
|
PDF
|
LFXP2-5E-5QN208C
Abstract: ld33 LFXP2-5E-5M132C XP2 LFXP2-5E-5QN208C LD33 F LFXP2-5E lfxp2-8E lattice xp2 LFXP2-8E-5QN208C IPUG35
Text: LatticeXP2 Family Handbook HB1004 Version 02.4, May 2009 LatticeXP2 Family Handbook Table of Contents May 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1130
TN1136
TN1137
TN1138
TN1141
LFXP2-5E-5QN208C
ld33
LFXP2-5E-5M132C
XP2 LFXP2-5E-5QN208C
LD33 F
LFXP2-5E
lfxp2-8E
lattice xp2
LFXP2-8E-5QN208C
IPUG35
|
PDF
|
16x4-Bit
Abstract: 64x4-Bit ci 9410 fairchild 9407 9405A OI Bipolar Logic 9408A
Text: FAIRCHILD MICROCOMPUTERS 8-BIT BIPOLAR MICROPROCESSOR FAMILY LSI PERIPHERAL LOGIC ELEMENTS Power Supply V Maximum Frequency MHz Power Logic/ Connection mW Diagram Package s (Typ) Item DEVICE NO. 1 9401 16-Bit Cyclic Redundancy Generator/Checker 5.0 18 350
|
OCR Scan
|
16-Bit
16x4-Bit
64x4-Bit
ci 9410
fairchild 9407
9405A
OI Bipolar Logic
9408A
|
PDF
|
16X4 LCD command
Abstract: 16X4 LCD 4560B 9440 16x4 ENCODER 40085B 4582B 4702B 4703B 4704B
Text: FAIRCHILD MICROCOMPUTERS 8-BIT CMOS MICROPROCESSOR FAMILY LSI PERIPHERAL LOGIC ELEMENTS Power Supply V Frequency Power mW Logic/ MHz Typ @ (Typ @ Connection Diagram 5V 5V) Item DEVICE NO. 1 4702B Programmable Bit Rate Generator 3-15 5.0 0.05 P35 4L,6B,9B
|
OCR Scan
|
4702B
4703B
16x4-Bit
4704B
4705B
4706B
4707B
4708B
10-Bit
FWA6003/
16X4 LCD command
16X4 LCD
4560B
9440
16x4 ENCODER
40085B
4582B
|
PDF
|
4040B pin out diagram
Abstract: 4566b johnson counter 40178 4022B pin diagram 4 bit asynchronous binary up counter 4553B 16x4-Bit 4018B 4702B
Text: FAIRCHILD MICROCOMPUTERS 8-BIT CMOS MICROPROCESSOR FAMILY LSI PERIPHERAL LOGIC ELEMENTS Power Supply V Frequency Power mW Logic/ MHz Typ @ (Typ @ Connection Diagram 5V 5V) Item DEVICE NO. 1 4702B Programmable Bit Rate Generator 3-15 5.0 0.05 P35 4L,6B,9B
|
OCR Scan
|
4702B
4703B
16x4-Bit
4704B
4705B
4706B
4707B
4708B
10-Bit
4018B
4040B pin out diagram
4566b
johnson counter
40178
4022B
pin diagram 4 bit asynchronous binary up counter
4553B
|
PDF
|