Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    18JUL2001 Search Results

    18JUL2001 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    fiat 9.91320

    Abstract: CM-325J 171662-1 terminale aggraffato 172748-2 fiat 91107 18 cella carico 174359-2 FORCE-120 7.Z8260
    Text: Product Specification 108-20228 Rev.B1 Description : 3 POSITIONS ECONOSEAL J-MKII+ FEMALE CONNECTOR WITH C.P.A. DEVICE Product Code: 4953 GPL: 233 Gemis Progr.: 022577 B1 B A Revised Active with ET00-0075-02 First Issue ET00-0201-01 M.G. M.P. P.Z. 18SEP2008


    Original
    ET00-0075-02 ET00-0201-01 18SEP2008 12APR2002 18JUL2001 FTEC174 fiat 9.91320 CM-325J 171662-1 terminale aggraffato 172748-2 fiat 91107 18 cella carico 174359-2 FORCE-120 7.Z8260 PDF

    Untitled

    Abstract: No abstract text available
    Text: M29W160DT M29W160DB 16 Mbit 2Mb x8 or 1Mb x16, Boot Block 3V Supply Flash Memory FEATURES SUMMARY • SUPPLY VOLTAGE Figure 1. Packages – VCC = 2.7V to 3.6V for Program, Erase and Read ■ ACCESS TIME: 70, 90ns ■ PROGRAMMING TIME – 10µs per Byte/Word typical


    Original
    M29W160DT M29W160DB TSOP48 LFBGA48 PDF

    1109

    Abstract: No abstract text available
    Text: DS90CR218A/DS90CR217 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 85 MHz General Description Features The DS90CR217 transmitter converts 21 bits of CMOS/TTL data into three LVDS Low Voltage Differential Signaling data streams. A phase-locked transmit clock is transmitted in


    Original
    DS90CR218A/DS90CR217 21-Bit Link-85 DS90CR217 DS90CR218A 90cr217 DS90CR217MTD 1109 PDF

    M29W160DB

    Abstract: M29W160DT TFBGA48
    Text: M29W160DT M29W160DB 16 Mbit 2Mb x8 or 1Mb x16, Boot Block 3V Supply Flash Memory FEATURES SUMMARY • SUPPLY VOLTAGE Figure 1. Packages – VCC = 2.7V to 3.6V for Program, Erase and Read ■ ACCESS TIME: 70, 90ns ■ PROGRAMMING TIME – 10µs per Byte/Word typical


    Original
    M29W160DT M29W160DB TSOP48 M29W160DB M29W160DT TFBGA48 PDF

    MB571

    Abstract: 41LG
    Text: DS90C031 LVDS Quad CMOS Differential Line Driver General Description Features The DS90C031 is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps 77.7 MHz utilizing Low Voltage Differential Signaling (LVDS) technology.


    Original
    DS90C031 18-Jul-2001] pdf/2000/DS90C031 MB571 41LG PDF

    26C31M

    Abstract: DS26C31TN
    Text: DS26C31T/DS26C31M CMOS Quad TRI-STATE Differential Line Driver General Description The DS26C31 is a quad differential line driver designed for digital data transmission over balanced lines. The DS26C31T meets all the requirements of EIA standard RS-422 while retaining the low power characteristics of


    Original
    DS26C31T/DS26C31M DS26C31 DS26C31T RS-422 DS26C31M RS-422; pdf/2000/DS26C31M 26C31M DS26C31TN PDF

    TSOP48 outline

    Abstract: M29W160DB M29W160DT TFBGA48 A/M29F010B(45/70/90/MT352/CG/M29W160DT
    Text: M29W160DT M29W160DB 16 Mbit 2Mb x8 or 1Mb x16, Boot Block 3V Supply Flash Memory FEATURES SUMMARY • SUPPLY VOLTAGE Figure 1. Packages – VCC = 2.7V to 3.6V for Program, Erase and Read ■ ACCESS TIME: 70, 90ns ■ PROGRAMMING TIME – 10µs per Byte/Word typical


    Original
    M29W160DT M29W160DB TSOP48 TSOP48 outline M29W160DB M29W160DT TFBGA48 A/M29F010B(45/70/90/MT352/CG/M29W160DT PDF

    M29W160DB

    Abstract: M29W160DT TFBGA48
    Text: M29W160DT M29W160DB 16 Mbit 2Mb x8 or 1Mb x16, Boot Block 3V Supply Flash Memory FEATURES SUMMARY • SUPPLY VOLTAGE Figure 1. Packages – VCC = 2.7V to 3.6V for Program, Erase and Read ■ ACCESS TIME: 70, 90ns ■ PROGRAMMING TIME – 10µs per Byte/Word typical


    Original
    M29W160DT M29W160DB TSOP48 M29W160DB M29W160DT TFBGA48 PDF

    Untitled

    Abstract: No abstract text available
    Text: DS1691A/DS3691 RS-422/RS-423 Line Drivers with TRI-STATE Outputs General Description Features The DS1691A/DS3691 are low power Schottky TTL line drivers designed to meet the requirements of EIA standards RS-422 and RS-423. They feature 4 buffered outputs with


    Original
    DS1691A/DS3691 RS-422/RS-423) DS1691A/DS3691 RS-422 RS-423. AN-214: 5-Oct-98 PDF

    Darlington pair IC high current

    Abstract: Darlington pair IC single high current Darlington pair IC DS2003 DS2003CM DS2003TN DS2003CN
    Text: DS2003 High Current/Voltage Darlington Drivers General Description The DS2003 is comprised of seven high voltage, high current NPN Darlington transistor pairs. All units feature common emitter, open collector outputs. To maximize their effectiveness, these units contain suppression diodes for


    Original
    DS2003 pdf/2000/DS2003 DS2003TN Darlington pair IC high current Darlington pair IC single high current Darlington pair IC DS2003CM DS2003CN PDF

    ADC0809CCN

    Abstract: MM74C949 AN-247 ADC0808 16 channel multiplexer CMOS analog devices about ADC0808 28 PIN DIAGRAM adc0808ccv AN247 ADC0808 PIN DIAGRAM
    Text: ADC0808/ADC0809 8-Bit µP Compatible A/D Converters with 8-Channel Multiplexer General Description Features The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible


    Original
    ADC0808/ADC0809 ADC0808, ADC0809 externl-2001] 4-Nov-95 9-Apr-96 pdf/2000/ADC0808 ADC0809CCN MM74C949 AN-247 ADC0808 16 channel multiplexer CMOS analog devices about ADC0808 28 PIN DIAGRAM adc0808ccv AN247 ADC0808 PIN DIAGRAM PDF

    26c32at

    Abstract: 26c32a 26C32AM 26c32
    Text: DS26C32AT/DS26C32AM Quad Differential Line Receiver General Description Features The DS26C32A is a quad differential line receiver designed to meet the RS-422, RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission, while retaining the low power characteristics of CMOS.


    Original
    DS26C32AT/DS26C32AM DS26C32A RS-422, RS-423, pr32ATM DS26C32ATN 26c32at 26c32a 26C32AM 26c32 PDF

    Untitled

    Abstract: No abstract text available
    Text: DS26LS32AC/DS26LS32C/DS26LS32M/DS26LS33M Quad Differential Line Receivers General Description Features The DS26LS32 and DS26LS32A are quad differential line receivers designed to meet the RS-422, RS-423 and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.


    Original
    6LS32AC/DS26LS32C/DS26LS32M/DS26LS33MQuad DS26LS32AC/DS26LS32C/DS26LS32M/DS26LS33M DS26LS32 DS26LS32A RS-422, RS-423 DS26LS33 PDF

    M29W160DB

    Abstract: M29W160DT TFBGA48 CP-26
    Text: M29W160DT M29W160DB 16 Mbit 2Mb x8 or 1Mb x16, Boot Block 3V Supply Flash Memory FEATURES SUMMARY • SUPPLY VOLTAGE Figure 1. Packages – VCC = 2.7V to 3.6V for Program, Erase and Read ■ ACCESS TIME: 70, 90ns ■ PROGRAMMING TIME – 10µs per Byte/Word typical


    Original
    M29W160DT M29W160DB TSOP48 M29W160DB M29W160DT TFBGA48 CP-26 PDF

    ECR-09-0

    Abstract: No abstract text available
    Text: 2 THIS DRAWI NG IS UNPUBLISHED. C O P Y R I G H T 20 R E L E A S E D FOR P U B L I C A T I O N BY TYCO E L E C T R O N I C S C O R P O R A T I O N . A L L 20 LOC 00 ES R 1G H T S R E S E RV E D. R EV 1S I O N S DIST P LTR T1 OPTIONAL CENTER MODULE, WI TH 0 . 1 5 0


    OCR Scan
    ECR-09-024003 27JUN2001 ECR-09-0 PDF