Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    2128E Search Results

    2128E Result Highlights (4)

    Part ECAD Model Manufacturer Description Download Buy
    SiT8208AC-21-28E-18.432000 SiTime 1 to 80 MHz, ±10 to ±50 ppm Oscillator Datasheet
    SiT8208AC-21-28E-28.636300 SiTime 1 to 80 MHz, ±10 to ±50 ppm Oscillator Datasheet
    SiT8208AC-21-28E-33.333330 SiTime 1 to 80 MHz, ±10 to ±50 ppm Oscillator Datasheet
    SiT8208AC-21-28E-48.000000 SiTime 1 to 80 MHz, ±10 to ±50 ppm Oscillator Datasheet
    SF Impression Pixel

    2128E Price and Stock

    Flip Electronics CY62128ELL-45SXA

    IC SRAM 1MBIT PARALLEL 32SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY62128ELL-45SXA Tube 97,669 150
    • 1 -
    • 10 -
    • 100 -
    • 1000 $3.47
    • 10000 $3.47
    Buy Now

    Flip Electronics CY62128EV30LL-45ZXI

    SRAM - ASYNCHRONOUS MEMORY IC 1M
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY62128EV30LL-45ZXI Tray 45,020 697
    • 1 -
    • 10 -
    • 100 -
    • 1000 $2.1
    • 10000 $2.1
    Buy Now

    Flip Electronics CY62128EV30LL-45SXI

    SRAM - ASYNCHRONOUS MEMORY IC 1M
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY62128EV30LL-45SXI Tube 8,522 300
    • 1 -
    • 10 -
    • 100 -
    • 1000 $2.2
    • 10000 $2.2
    Buy Now

    Flip Electronics CY62128EV30LL-45ZAXI

    STANDARD SRAM, 128KX8, 45NS, CMO
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY62128EV30LL-45ZAXI Tray 8,310 815
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.79
    • 10000 $1.79
    Buy Now

    Flip Electronics CY62128EV30LL-45SXA

    SRAM - ASYNCHRONOUS MEMORY IC 1M
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY62128EV30LL-45SXA Tube 6,503 200
    • 1 -
    • 10 -
    • 100 -
    • 1000 $2.64
    • 10000 $2.64
    Buy Now

    2128E Datasheets (3)

    Part ECAD Model Manufacturer Description Curated Type PDF
    2128E Lattice Semiconductor In-System Programmable SuperFAST High Density PLD Original PDF
    2128E Ohmite Accessories, Resistors, ADJUSTABLE LUG FOR DIVIDOHM Original PDF
    212-8E Ohmite Rotary Switches, Switches, MODEL 212 TAP SWITCH 20A 150V Original PDF

    2128E Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    2128E

    Abstract: No abstract text available
    Text: ispLSI 2128E In-System Programmable SuperFAST High Density PLD Functional Block Diagram • HIGH PERFORMANCE E CMOS TECHNOLOGY — fmax = 180 MHz Maximum Operating Frequency — tpd = 5.0 ns Propagation Delay — TTL Compatible Inputs and Outputs — 5V Programmable Logic Core


    Original
    PDF 2128E 176-TQFP/2128E 0212/2128E 2128E 2128E-180LT176 176-Pin 2128E-135LT176

    2128E

    Abstract: No abstract text available
    Text: Memory Controller Using the ispLSI 2128E The Idle state is the power up state. Introduction The Init state is the initialization state in which the memory is initialized by following the initialization sequence specified by the memory manufacturer. It is in this


    Original
    PDF 2128E ispLSI2128E. ispLSI2128E 2128E-100 7128E-100. 2000E 2128E

    2032VE

    Abstract: No abstract text available
    Text: 2000E, 2000VE and 2000VL Family Architectural Description or slow output slew rate to minimize overall output switching noise. Introduction The basic unit of logic for the ispLSI 2000E, 2000VE and 2000VL device families is the Generic Logic Block GLB . Figure 1 illustrates the ispLSI 2128E with its 32 GLBs


    Original
    PDF 2000E, 2000VE 2000VL 2128E 2032E t20ptxor) 2032VE

    vhdl code for crc16 using lfsr

    Abstract: vhdl code CRC 32 vhdl code 10 bit LFSR CRC-16 and CRC-32 Ethernet vhdl code 16 bit LFSR vhdl code 12 bit LFSR vhdl code for crc32 using lfsr simple 32 bit LFSR using vhdl 16 bit register vhdl vhdl code 32bit LFSR
    Text: 32-Bit Error Checking Using the ispLSI 2128E and original data. CRCCs are very effective for a variety of reasons: Introduction Error detection techniques allow a receiver to determine when a message has been corrupted during transmission though a noisy channel. This is typically done by


    Original
    PDF 32-Bit 2128E 2128E. vhdl code for crc16 using lfsr vhdl code CRC 32 vhdl code 10 bit LFSR CRC-16 and CRC-32 Ethernet vhdl code 16 bit LFSR vhdl code 12 bit LFSR vhdl code for crc32 using lfsr simple 32 bit LFSR using vhdl 16 bit register vhdl vhdl code 32bit LFSR

    2128E

    Abstract: No abstract text available
    Text: ispLSI 2128E In-System Programmable SuperFAST High Density PLD Functional Block Diagram • HIGH PERFORMANCE E CMOS TECHNOLOGY — fmax = 165 MHz Maximum Operating Frequency — tpd = 5.0 ns Propagation Delay — TTL Compatible Inputs and Outputs — 5V Programmable Logic Core


    Original
    PDF 2128E 176-TQFP/2128E 0212/2128E 2128E 2128E-165LT176 176-Pin 2128E-135LT176

    VK-5081

    Abstract: MM74C922N vk5081 VK-5160 vk5128 VK-2080EL VK-2080
    Text: EA 9700-GRF/-GIO 2.98 RS-232 INTERFACE FÜR LCD GRAFIKMODULE MIT GRAFIKKONTROLLER HD 61830 FÜR DIREKTEN ANSCHLUß FOLGENDER GRAFIKMODULE VORGESEHEN: EA VK-2128EL EA VK-5160EL EA VK-2080EL EA VK-5080/81 EA VK-2160EL EA VK-2040EL EA VK-5240EL EA VK-5128EL 128


    Original
    PDF 9700-GRF/-GIO RS-232 VK-2128EL VK-5160EL VK-2080EL VK-5080/81 VK-2160EL VK-2040EL VK-5240EL VK-5128EL VK-5081 MM74C922N vk5081 VK-5160 vk5128 VK-2080EL VK-2080

    VK-2160

    Abstract: mm74c922 vk5081 VK-5081 vk 17 MM74C922N dot matrix LCD ASCII CODE vk5128
    Text: EA 9700-GRF/-GIO 3.95 RS-232C CONTROLLER / INTERFACE FOR LCD-GRAPHICMODULES WITH GRAPHICCONTROLLER HD 61830 EASY CONNECTION TO THE FOLLOWING COMPACT-GRAPHIC-MODULES EA VK-2128EL EA VK-5160EL EA VK-2080EL EA VK-5080/81 EA VK-2160EL EA VK-2040EL EA VK-5240EL


    Original
    PDF 9700-GRF/-GIO RS-232C VK-2128EL VK-5160EL VK-2080EL VK-5080/81 VK-2160EL VK-2040EL VK-5240EL VK-5128EL VK-2160 mm74c922 vk5081 VK-5081 vk 17 MM74C922N dot matrix LCD ASCII CODE vk5128

    vhdl code for crc16 using lfsr

    Abstract: vhdl code 8 bit LFSR vhdl code 10 bit LFSR vhdl code CRC 32 crc32 lfsr vhdl code 32bit LFSR 8 bit LFSR advantages CRC-32 LFSR vhdl code for 1 bit error generator vhdl code 4 bit LFSR
    Text: 32-Bit Error Checking Using the ispLSI 2128E • They provide good protection against many common errors. Introduction Error detection techniques allow a receiver to determine when a message has been corrupted during transmission though a noisy channel. This is typically done by


    Original
    PDF 32-Bit 2128E 100Mbps. 1-800-LATTICE vhdl code for crc16 using lfsr vhdl code 8 bit LFSR vhdl code 10 bit LFSR vhdl code CRC 32 crc32 lfsr vhdl code 32bit LFSR 8 bit LFSR advantages CRC-32 LFSR vhdl code for 1 bit error generator vhdl code 4 bit LFSR

    CMOS 4000 family specifications

    Abstract: 2032E 2096E 2128E
    Text: Product Bulletin November 1998 #PB1105 Lattice Announces 180MHz ispLSI 2096E & ispLSI 2128E Introduction Lattice is pleased to announce the release of the ispLSI 2096E, which provides 96 macrocells 4000 PLD gates and performance to 180MHz (Tpd: 5ns).


    Original
    PDF PB1105 180MHz 2096E 2128E 2096E, 2096E 128-pin 2000E CMOS 4000 family specifications 2032E 2128E

    "XOR Gate"

    Abstract: 2032E 2128E 2032VE
    Text: ispLSI 2000E, 2000VE and 2000VL Family Architectural Description October 2001 Introduction The basic unit of logic for the ispLSI 2000E, 2000VE and 2000VL device families is the Generic Logic Block GLB . Figure 1 illustrates the ispLSI 2128E with its 32 GLBs labelled A0, A1 . D7. There are a total of eight GLBs in the


    Original
    PDF 2000E, 2000VE 2000VL 2000VL 2128E 2032E t20ptxor) "XOR Gate" 2032VE

    verilog code for crossbar switch

    Abstract: vhdl code for crossbar switch VHDL CODE FOR HDLC controller HDLC verilog code isplsi 2128e pin diagrams of basic gates interrupt controller in vhdl code vhdl code for sdram controller BGA reflow guide vhdl sdram
    Text: What’s New* New Product Data Sheets Data Sheet Description ispLSI 2032E SuperFAST PLD: 3.5ns, 200MHz, 1000 PLD Gates, 48 Pins ispLSI 2096E 5.0ns, 165MHz, 4000 PLD Gates, 128-Pin PLD ispLSI 2128E 5.0ns, 165MHz, 6000 PLD Gates, 176-Pin PLD ispLSI 5384V


    Original
    PDF 2032E 2096E 2128E 200MHz, 165MHz, 128-Pin 176-Pin 2000E 388-Ball verilog code for crossbar switch vhdl code for crossbar switch VHDL CODE FOR HDLC controller HDLC verilog code isplsi 2128e pin diagrams of basic gates interrupt controller in vhdl code vhdl code for sdram controller BGA reflow guide vhdl sdram

    2128E

    Abstract: No abstract text available
    Text: ispLSI 2128E In-System Programmable SuperFAST High Density PLD Functional Block Diagram • HIGH PERFORMANCE E CMOS TECHNOLOGY — fmax = 180 MHz Maximum Operating Frequency — tpd = 5.0 ns Propagation Delay — TTL Compatible Inputs and Outputs — 5V Programmable Logic Core


    Original
    PDF 2128E 176-TQFP/2128E 0212/2128E 2128E 2128E-180LT176 176-Pin 2128E-135LT176

    2128E

    Abstract: No abstract text available
    Text: Memory Controller Using the ispLSI 2128E The Idle state is the power up state. Introduction The Init state is the initialization state in which the memory is initialized by following the initialization sequence specified by the memory manufacturer. It is in this


    Original
    PDF 2128E ispLSI2128E. ispLSI2128E 2128E-100 7128E-100. 2000E 2128E

    2128E

    Abstract: No abstract text available
    Text: ispLSI 2128E In-System Programmable SuperFAST High Density PLD Functional Block Diagram • HIGH PERFORMANCE E CMOS TECHNOLOGY — fmax = 180 MHz Maximum Operating Frequency — tpd = 5.0 ns Propagation Delay — TTL Compatible Inputs and Outputs — 5V Programmable Logic Core


    Original
    PDF 2128E 176-TQFP/2128E 0212/2128E 2128E 2128E-180LT176 176-Pin 2128E-135LT176

    Untitled

    Abstract: No abstract text available
    Text: Memory Controller Using the ispLSI 2128E The Idle state is the power up state. Introduction The Init state is the initialization state in which the memory is initialized by following the initialization sequence specified by the memory manufacturer. It is in this


    Original
    PDF 2128E 2128E. 128macrocell 2128E-100 7128E-100. 1-800-LATTICE 2000E

    2128E

    Abstract: isplsi2 signal path designer
    Text: PCI Bus Target Controller Implementation Using a Lattice ispLSI CPLD and the relevant electrical and timing characteristics are discussed. The Lattice Semiconductor Data Book or CDROM and the PCI Specification should be consulted to obtain more detailed information.


    Original
    PDF

    teradyne z1890

    Abstract: Sis 968 ispMACH 4000 development circuit gal amd 22v10 22v10 pal gal programming 22v10 Pal programming 22v10 272-BGA GAL programming PALCE* programming
    Text: L A T T I C E S E M I C O N D U C T Programmable Logic Devices O R “A vision of the ultimate system — Lattice provides the tools and analog, digital, and everything in support necessary to utilize each between, instantly re-programmable.” of these building blocks. The


    Original
    PDF I0107A teradyne z1890 Sis 968 ispMACH 4000 development circuit gal amd 22v10 22v10 pal gal programming 22v10 Pal programming 22v10 272-BGA GAL programming PALCE* programming

    lattice 1024-60LJ

    Abstract: ISP Engineering Kit - Model 100 1024-60LJ MQUAD ispLSI 2064-80LT 6192FF 2032-80lj 1032E 1048E 2032E
    Text: TM ISP Engineering Kit Model 100 Features • SUPPORTS ALL ispLSI 1000, 1000E, 2000, 2000E, 2000V, 3000, 5000V, 6000 AND 8000 DEVICE FAMILY MEMBERS • STAND-ALONE DEVICE PROGRAMMER • DOWNLOAD DIRECTLY TO AN ISPTM DEVICE ON A SYSTEM BOARD – Only 5 Control/Data Pins Needed


    Original
    PDF 1000E, 2000E, 096V-60LT128 128V-60LQ160 pDS4102-T176 2128E 2128-80LT pDS4102-T176/2128V 176-Pin pDS4102-T176/GX120 lattice 1024-60LJ ISP Engineering Kit - Model 100 1024-60LJ MQUAD ispLSI 2064-80LT 6192FF 2032-80lj 1032E 1048E 2032E

    ez61

    Abstract: No abstract text available
    Text: Lattice i Coipo?at?ont0r ispLSr 2128E In-System Programmable SuperFAST High Density PLD Functional Block Diagram Features SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — — — — — 6000 PLD Gates 128 I/O Pins, Eight Dedicated Inputs 128 Registers


    OCR Scan
    PDF 2128E 176-TQFP/2128E 2128E- 2128E-180LT176 176-Pin 2128E-135LT176 2128E-100LT176 ez61

    Untitled

    Abstract: No abstract text available
    Text: Lattice j Corporatfonît0r ispLSI 2128E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 6000 PLD Gates — 128 I/O Pins, Eight Dedicated Inputs — 128 Registers


    OCR Scan
    PDF 2128E 0212/2128E 2128E 2128E-165LT176 2128E-135LT176 2128E-100LT176 176-Pin 2-0041/2128E

    8ss3

    Abstract: No abstract text available
    Text: Lattice ispLSr 2128E ICorporationt0r In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram m a EFFBi m a m a b b b b i rann m n • SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 6000 PLD Gates — 128 I/O Pins, Eight Dedicated Inputs


    OCR Scan
    PDF 2128E 2128E 212/2128E 2128E-180LT176 2128E-135LT176 2128E-100LT176 176-Pin 8ss3

    Untitled

    Abstract: No abstract text available
    Text: Lattice ! Corpo?atfont0r ispLSI' 2128E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC Output Routing Pool ORP | j Output Routing Pool lORP) — — — — —


    OCR Scan
    PDF 2128E 16-bit

    Untitled

    Abstract: No abstract text available
    Text: B ll •« ■ m■ ■ Lattice ispLSr 2128E • ■■ I 111\ f £Co^oratfonCt0r In-System Programmable SuperFAST High Density PLD F unctional B lock Diagram S • SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 6000 PLD Gates — 128 VO Pins, Eight Dedicated Inputs


    OCR Scan
    PDF 2128E 176-TQFP/2128E 2128E 2128E-165LT176 2128E-135LT176 2128E-100LT176 176-Pin

    Untitled

    Abstract: No abstract text available
    Text: is p L S r 2 0 9 6 E L a ttÌC e * i Coipo?at?ont0r In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram h im • SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC rrm 11 m rrm O u tp u t R o u tin g P o ol O R P C7 I


    OCR Scan
    PDF 2096E 128-Pin 2-0041/2096E