STP3010
Abstract: SUN HOLD ras 0910 ras 0910 STP3010PGA display duplo 27C256 MARK 4C7 BT467
Text: STP3010 July 1997 TGX DATA SHEET TurboGX Graphics Accelerator DESCRIPTION The STP3010 employs over 128,000 gates and implements an extended superset of previous GX architectures. This chip provides an integral SBus interface, VRAM video random-access memory controller, a high-performance math engine, plus a high-performance rendering (or drawing) engine. A complete graphics
|
Original
|
STP3010
STP3010
STP3010PGA
223-Pin
SUN HOLD ras 0910
ras 0910
STP3010PGA
display duplo
27C256
MARK 4C7
BT467
|
PDF
|
Mobile Controlled Robot using DTMF applications
Abstract: 5.1 home theatre circuit datasheet 5.1 home theater voice control robot fingerprint scanner circuit echo delay reverb 2164 dynamic ram ST EZ 728 218x example adsp-2186 instruction set
Text: Table of Contents Introduction to ADI DSPs ADI DSP Key Benefits . 2 Markets & Example Applications . 4
|
Original
|
ADSP-2100
16-Bit
To-03
ADSP-21XX-DSW-ML
ADSP-21XX-CTOOL-ML
ADSP-21XX-CRTL-MAN
ADSP-21XX-EZ-MAN
ADSP-210XX-DSW-MAN
ADSP-210XX-CTOOLML
ADSP-210XX-CRTL-ML
Mobile Controlled Robot using DTMF applications
5.1 home theatre circuit datasheet
5.1 home theater
voice control robot
fingerprint scanner circuit
echo delay reverb
2164 dynamic ram
ST EZ 728
218x example
adsp-2186 instruction set
|
PDF
|
f333
Abstract: BF740 mc88000 BA20 BA23 BA25 BA27 BA28 BA29 DSP96002 fft
Text: Order this data sheet by DSP96002/D MOTOROLA SEMICONDUCTOR TECHNICAL DATA DSP96002 Advance Information 96-bit General Purpose IEEE Floating-Point Dual Port Processor The DSP96002 is the first member of Motorola’s family of single-chip, dual port, HCMOS, low-power, general purpose IEEE
|
Original
|
DSP96002/D
DSP96002
96-bit
DSP96002
beff17b2
bef41f07
bee900b7
beddbe79
bed25a09
f333
BF740
mc88000
BA20
BA23
BA25
BA27
BA28
BA29
DSP96002 fft
|
PDF
|
ADSP-21xxx
Abstract: dmd20 ic tms 1000 ADSP-21XXX MEMORY ADSP-2100 ADSP-21000 ADSP-21020 TSC21020F 21020F
Text: TSC21020F Radiation Tolerant 32/40–Bit IEEE Floating–Point DSP Microprocessor Introduction Atmel is manufacturing a radiation tolerant version of the Analog Devices ADSP–21020 32/40–Bit Floating–Point DSP. The product is pin and code compatible with ADI
|
Original
|
TSC21020F
1024-Point
32-Bit
21020F
SCC9000
ADSP-21xxx
dmd20
ic tms 1000
ADSP-21XXX MEMORY
ADSP-2100
ADSP-21000
ADSP-21020
TSC21020F
21020F
|
PDF
|
pga 180
Abstract: mips R5000 nec uPD30500RJ-180 U11761E DDB-VRC5074 VR5000 VRC5074 VR4300 R4000 R5000
Text: VR5000 VR family 64-bit MIPS RISC Microprocessor Product Letter Description The VR5000 µPD30500 is NEC‘s implementation of the MIPS™ RISC R5000. The VR5000 is a 64-bit dual-issue super scalar processor that offers enhanced floating-point computing capabilities in a very high performance chip. Different packaging and speed
|
Original
|
VR5000
64-bit
VR5000TM
PD30500)
R5000.
VR5000
pga 180
mips R5000 nec
uPD30500RJ-180
U11761E
DDB-VRC5074
VRC5074
VR4300
R4000
R5000
|
PDF
|
micro servo 9g
Abstract: uPa2003 micro servo 9g tower pro 2SK1060 uPD3599 201 Zener diode 2SK2396 upc1237 infrared sensor TSOP - 1836 2SK518
Text: The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call
|
Original
|
V20HL,
V25HS,
V30HL,
V30MX,
V35HS,
V40HL,
V50HL,
V55PI,
X10679EJDV0SG00
micro servo 9g
uPa2003
micro servo 9g tower pro
2SK1060
uPD3599
201 Zener diode
2SK2396
upc1237
infrared sensor TSOP - 1836
2SK518
|
PDF
|
IC top 223p
Abstract: TSC21020E
Text: TSC21020E Radiation Tolerant 32/40–Bit IEEE Floating–Point DSP Microprocessor Introduction TEMIC Semiconductors is manufacturing a radiation tolerant version of the Analog Devices ADSP–21020 32/40–Bit Floating–Point DSP. The product is pin and code compatible with ADI
|
Original
|
TSC21020E
1024-Point
32-Bit
21020E
SCC9000
IC top 223p
TSC21020E
|
PDF
|
TAG 9044
Abstract: R5000A nec aa8 U11761E
Text: DATA SHEET MOS INTEGRATED CIRCUIT µPD30500, 30500A VR5000TM, VR5000ATM 64-BIT MICROPROCESSOR DESCRIPTION The µPD30500 VR5000 and µPD30500ANote (VR5000A) are high-performance, 64-bit RISC (Reduced Instruction Set Computer) type microprocessors employing the RISC architecture developed
|
Original
|
PD30500,
0500A
VR5000TM,
VR5000ATM
64-BIT
PD30500
VR5000)
PD30500ANote
VR5000A)
TAG 9044
R5000A
nec aa8
U11761E
|
PDF
|
BC1F
Abstract: No abstract text available
Text: DATA SHEET MOS INTEGRATED CIRCUIT µPD30500 VR5000TM 64-BIT MICROPROCESSOR DESCRIPTION The µPD30500 VR5000 is a high-performance, 64-bit RISC (Reduced Instruction Set Computer) type microprocessor employing the RISC architecture developed by MIPSTM Technologies Inc.
|
Original
|
PD30500
VR5000TM
64-BIT
VR5000)
VR5000
VR3000TM
VR4000TM
VR10000TM.
BC1F
|
PDF
|
XC1728
Abstract: xc17256 XC2000 XC4000 XC5200 XC5202 XC5204 XC5206 XC5210 XC5215
Text: Technical Data R XC5200 Logic Cell Array Family Preliminary v1.0 • April 1995 R and XACT are registered trademarks of Xilinx. All XCprefix product designations, XACT-Performance, X-BLOX, XChecker, XDM, LCA, Logic Cell, Express, VersaBlock, and VersaRing are
|
Original
|
XC5200
PQ160
PG191
PQ208
PG223
PQ240
XC5206
XC5210
XC1728
xc17256
XC2000
XC4000
XC5200
XC5202
XC5204
XC5206
XC5210
XC5215
|
PDF
|
f3620
Abstract: BF681 BF136 ba05 30014 aa26 stg Nippon capacitors BF308 BF740 BTS 129
Text: MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order this document by: DSP96002/D, Rev. 2 DSP96002 The DSP96002 is designed to support intensive graphic image and numeric processing. It is a dual-port, low-power, general purpose floating-point processor. The DSP includes 1024
|
Original
|
DSP96002/D,
DSP96002
DSP96002
32-bit
f3620
BF681
BF136
ba05
30014
aa26 stg
Nippon capacitors
BF308
BF740
BTS 129
|
PDF
|
1156-BALL
Abstract: bga 896 411PI BF957 132-ball package
Text: DataSource CD-ROM Q1-02 Contents Package Drawings Products Guide Product Data Sheets Package Drawings Packaging and Thermal Characteristics Application Notes White Papers Software/Hardware Manuals Xcell Journal Online Xcell Journal Archives Inside Out Columns
|
Original
|
Q1-02
XAPP415
CG1156
CB100
CB164
CB196
CB228
PG120
PG132
PG156
1156-BALL
bga 896
411PI
BF957
132-ball package
|
PDF
|
ADSP21020BG120
Abstract: ADSP-21020
Text: BACK a FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns, 33.3 MIPS Instruction Rate, Single-Cycle Execution 100 MFLOPS Peak, 66 MFLOPS Sustained Performance 1024-Point Complex FFT Benchmark: 0.58 ms
|
Original
|
1024-Point
32-Bit
40-Bit
80-Bit
223-Lead
ADSP21020BG120
ADSP-21020
|
PDF
|
VR10000 Series
Abstract: uPD70F3033Y NEC VR4300 VR12000
Text: Microcomputer CD-ROM Microcomputer 32-Bit CD-ROM X13769XJ2V0CD00 X13769XJ2V0CD00 CD-ROM 03-1 03-1 Microcomputer 32-Bit Microprocessor V800 SeriesTM • V800 Series Road Map Support of instructions for multimedia MIPS For multimedia processing applications
|
Original
|
32-Bit)
X13769XJ2V0CD00
32-Bit
X13769XJ2V0CD00
PD70741
V821TM
729/AnnexA/B
ASR1600/CNote
VR10000 Series
uPD70F3033Y
NEC VR4300
VR12000
|
PDF
|
|
|
DSP96002 APPLICATIONS
Abstract: DSP96002 address generation unit block diagram of 32 bit array multiplier
Text: MOTOROLA Freescale Semiconductor, Inc. Order this document by: SEMICONDUCTOR PRODUCT INFORMATION DSP96002P/D DSP96002 The DSP96002 is a single-chip, dual port, HCMOS, low-power, general purpose IEEE floating-point Digital Signal Processor DSP that features 1024 words of data RAM (equally
|
Original
|
DSP96002P/D
DSP96002
DSP96002
32-bit
DSP96002 APPLICATIONS
address generation unit
block diagram of 32 bit array multiplier
|
PDF
|
mips r5000
Abstract: R5000 mips mips R5000 nec
Text: MIPS R5000 Microprocessor Technical Backgrounder Performance: SPECint95 5.5 SPECfp95 5.5 Instruction Set MIPS-IV ISA Compatibility MIPS-I, MIPS-II, AND MIPS-III Pipeline Clock 200 MHz System Interface clock Up to 100 MHz Caches 32 kB I-cache and 32 kB D-cache, each 2-way set associative
|
Original
|
R5000
SPECint95
SPECfp95
272-pin
223-pin
R4000,
R4400
32-bit
64-bit
mips r5000
R5000 mips
mips R5000 nec
|
PDF
|
ADSP-21xxx
Abstract: 21020F ADSP-2100 ADSP-21000 ADSP-21020 TSC21020F
Text: TSC21020F Radiation Tolerant 32/40–Bit IEEE Floating–Point DSP Microprocessor Introduction TEMIC Semiconductors is manufacturing a radiation tolerant version of the Analog Devices ADSP–21020 32/40–Bit Floating–Point DSP. The product is pin and code compatible with ADI
|
Original
|
TSC21020F
1024-Point
21020F
SCC9000
ADSP-21xxx
21020F
ADSP-2100
ADSP-21000
ADSP-21020
TSC21020F
|
PDF
|
CXD 4191
Abstract: H9925 jd 1803 b 107 jd 1803 data jd 1803 19 B L64032 L6421 SEL620 L64270QC Pal programming 22v10
Text: L64032 32 x 32-Bit Multiplier-Accumulator The L64032 is a high-speed 32 x 32-bit parallel multiplier-accumulator which provides single precision 32 x 32 and multiple precision (64 x 64) fixed point multiplication and single precision multiplication with accumulation.
|
Original
|
L64032
32-Bit
32bit
CXD 4191
H9925
jd 1803 b 107
jd 1803 data
jd 1803 19 B
L6421
SEL620
L64270QC
Pal programming 22v10
|
PDF
|
MICROPROCESSOR Z80
Abstract: uPD72020 uPC5102 transistor 2p4m UPD6487 2SD1557 2SJ 3305 UPD77529 TRANSISTOR SOD MARKING CODE 352A micro servo 9g tower pro
Text: The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call
|
Original
|
Z80TM
V20TM,
V20HLTM,
V25TM,
V25HSTM,
V30TM,
V30HLTM,
V33TM,
V33ATM,
V35TM,
MICROPROCESSOR Z80
uPD72020
uPC5102
transistor 2p4m
UPD6487
2SD1557
2SJ 3305
UPD77529
TRANSISTOR SOD MARKING CODE 352A
micro servo 9g tower pro
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NECES001 C P20K 0 .8 -M IC R O N NEC Electronics Inc. fpgas February 1993 Description Figure 1. CP20K FPGAs NEC Electronics Inc. and Crosspoint Solutions, Inc. have joined forces to offer to system designers an expedient way to prototype in Field Programmable Gate Arrays
|
OCR Scan
|
NECES001
CP20K
RAM8x16*
RAM16x16*
RAM32x16*
RAM8x32*
16x32*
RAM32x4*
RAM64x4*
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES □ 32/40-Bit IEEE Floating-Point DSP Microprocessor ADSP-21020 FE A T U R E S Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture M axim izes Signal Processing Performance 30 ns, 33.3 M IP S Instruction Rate. Single-Cycle
|
OCR Scan
|
32/40-Bit
ADSP-21020
1024-Point
32-Blt
40-Bit
32-Bit
80-Bit
G-223
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 32/40-Bit IEEE Floating-Point DSP Microprocessor ADSP-21020 ANALOG DEVICES FUNCTIONAL BLOCK DIAGRAM FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maxim izes Signal Processing Performance 30 ns, 33.3 MIPS Instruction Rate, Single-Cycle
|
OCR Scan
|
32/40-Bit
ADSP-21020
1024-Point
32-Bit
40-Bit
80-Bit
223-Lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XC4000, XC4000A, XC4000H Logic Cell Array Families f l XILINX Product Description Features D e sc rip tio n • Third Generation Field-Programmable Gate Arrays - Abundant flip-flops - Flexible function generators - On-chip ultra-fast RAM - Dedicated high-speed carry-propagation circuit
|
OCR Scan
|
XC4000,
XC4000A,
XC4000H
XC4000
PG156
PG191
C4005H
PG299
IL-STD-883C
|
PDF
|
PMD4m
Abstract: pmd23 A0335 G03327 ADSP-21020 ADSP-2100 ADSP-21000 TSW161 PMD24 PMD32
Text: . ANALOG DEVICES INC OßlbBOO 0033252 5 I ¡ANA 4LE ]> -r-V9-/z-û<? IEEE Floating-Point DSP Microprocessor ANALOG DEVICES FUNCTIONAL BLOCK DIAGRAM FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance
|
OCR Scan
|
G0332S2
1024-Point
32-Bit
40-Bit
80-Bit
ADSP-21020KG-80
223-Lead
ADSP-21020KG-60
PMD4m
pmd23
A0335
G03327
ADSP-21020
ADSP-2100
ADSP-21000
TSW161
PMD24
PMD32
|
PDF
|
