FS300R12OE4P
Abstract: FS450R12OE4P FP06R12W1T4 F3L400R12PT4 bt 1690 scr fp150r07n3e4 F3L300R12PT4 Eupec thyristors catalog FF150R12RT4 Dz800S17ke3
Text: Short Form Catalog 2012 High Power Semiconductors for Industrial Applications www.infineon.com/highpower Auch mit dem KuKa Kurzkatalog 2012 bieten wir Ihnen wieder einen Überblick über dieses Spektrum mit vielen Details. Durch ständigen Dialog mit unseren Kunden haben wir auch in
|
Original
|
|
PDF
|
83940BYLFT
Abstract: No abstract text available
Text: ICS83940 LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS83940 is a low skew, 1-to-18 LVPECL-to-LVCMOS/ LVTTL Fanout Buffer. The ICS83940 has twoselectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The LVCMOS_CLK can accept
|
Original
|
ICS83940
1-TO-18
ICS83940
83940BY
83940BYLFT
|
PDF
|
ICS853310
Abstract: MC100LVE310 MS-018
Text: Integrated Circuit Systems, Inc. ICS853310 LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-3.3V LVPECL/ECL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS853310 is a low skew, high performance 1-to-8 Differential-to-3.3V LVPECL/ECL HiPerClockS Fa n o u t B u f fe r a n d a m e m b e r o f t h e
|
Original
|
ICS853310
ICS853310
853310AV
MC100LVE310
MS-018
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY Integrated Circuit Systems, Inc. ICS853001 1:1, DIFFERENTIAL LVPECLTO-2.5V, 3.3V, 5V LVPECL/ECL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS853001 is a 1:1 Differential LVPECLto-LVPE C L B u f fe r a n d a m e m b e r o f t h e HiPerClockS
|
Original
|
ICS853001
380ps
ICS853001
853001AG
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY ICS873032 HIGH SPEED, ÷2, DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR GENERAL DESCRIPTION FEATURES The ICS8 73032 is a high speed, high perforICS mance Differential-to-3.3V, 5V LVPECL/ECL Clock HiPerClockS Generator and a member of the HiPerClockS ™
|
Original
|
ICS873032
ICS873032
199707558G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY Integrated Circuit Systems, Inc. ICS853310 LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-3.3V LVPECL/ECL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS853310 is a low skew, high performance 1-to-8 Differential-to-3.3V LVPECL/ECL HiPerClockS Fanout Buffer and a member of the
|
Original
|
ICS853310
200ps
900ps
853310AV
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY ICS873032 HIGH SPEED, ÷2, DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR GENERAL DESCRIPTION FEATURES The ICS8 73032 is a high speed, high perforICS mance Differential-to-3.3V, 5V LVPECL/ECL Clock HiPerClockS Generator and a member of the HiPerClockS ™
|
Original
|
ICS873032
ICS873032
199707558G
|
PDF
|
854S054AG
Abstract: schematic design multiplexer ICS854S054I
Text: 4:1 Differential-to-LVDS Clock Multiplexer ICS854S054I DATA SHEET General Description Features The ICS854S054I is a 4:1 Differential-to-LVDS Clock Multiplexer which can operate up to 2.5GHz. The ICS854S054I has 4 selectable differential clock inputs. The PCLK, nPCLK input pairs can accept
|
Original
|
ICS854S054I
ICS854S054I
854S054AG
schematic design multiplexer
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ICS83940 NRND Low Skew, 1-to-18 LVPECL-toLVCMOS/LVTTL Fanout Buffer NOT RECOMMENDED FOR NEW DESIGNS GENERAL DESCRIPTION FEATURES The ICS83940 is a low skew, 1-to-18 LVPECL-to-LVCMOS/ LVTTL Fanout Buffer. The ICS83940 has twoselectable clock inputs. The PCLK, nPCLK pair can accept LVPECL,
|
Original
|
1-to-18
ICS83940
83940BY
|
PDF
|
1 TO 4 CLOCK BUFFER 8-pin SOIC
Abstract: ICS853001 MO-187
Text: ICS853001 1:1, DIFFERENTIAL LVPECL-TO2.5V, 3.3V, 5V LVPECL/ECL BUFFER GENERAL DESCRIPTION FEATURES The ICS853001 is a 1:1 Differential LVPECLto-LVPE C L B u f fe r a n d a m e m b e r o f t h e HiPerClockS HiPerClock S ™ family of High Perfor mance Clock Solutions from IDT. The ICS853001
|
Original
|
ICS853001
ICS853001
853001AG
1 TO 4 CLOCK BUFFER 8-pin SOIC
MO-187
|
PDF
|
843S304BKI-100LFT
Abstract: ICS843S304BKI-100 843S304BKI-100LF ICS843S304I-100 MO-220 ICS04BI100L
Text: Crystal-to-LVPECL 100MHz Clock Synthesizer ICS843S304I-100 FINAL DATA SHEET General Description Features The ICS843S304I-100 is a PLL-based clock generator specifically designed for low phase noise applications. HiPerClockS This device generates a 100MHz differential LVPECL
|
Original
|
100MHz
ICS843S304I-100
ICS843S304I-100
25MHz.
25MHz
843S304BKI-100LFT
ICS843S304BKI-100
843S304BKI-100LF
MO-220
ICS04BI100L
|
PDF
|
ICS853001
Abstract: ICS853001AG ICS853001AGT MO-187
Text: ICS853001 Integrated Circuit Systems, Inc. 1:1, DIFFERENTIAL LVPECL-TO2.5V, 3.3V, 5V LVPECL/ECL BUFFER GENERAL DESCRIPTION FEATURES The ICS853001 is a 1:1 Differential LVPECLto-LVPE C L B u f fe r a n d a m e m b e r o f t h e HiPerClockS HiPerClock S ™ family of High Perfor mance
|
Original
|
ICS853001
ICS853001
853001AG
ICS853001AG
ICS853001AGT
MO-187
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ICS83940-01 LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS83940-01 is a low skew, 1-to-18 LVPECL-toLVCMOS/LVTTL Fanout Buffer. The ICS83940-01 has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML or SSTL input levels. The single ended clock
|
Original
|
ICS83940-01
1-TO-18
ICS83940-01
1-to-18
83940DY-01
|
PDF
|
ICS7946AI01L
Abstract: ICS87946I-01 MS-026
Text: Low Skew, ÷1, ÷2 LVPECL-To-LVCMOS/LVTTL Clock Generator ICS87946I-01 General Description Features The ICS87946I-01 is a low skew, ÷1, ÷2 Clock Generator. The ICS87946I-01 has one LVPECL clock HiPerClockS input pair. The PCLK/nPCLK pair can accept LVPECL,
|
Original
|
ICS87946I-01
ICS87946I-01
250MHz
ICS7946AI01L
MS-026
|
PDF
|
|
|
mps 1037
Abstract: 921c ICS854S057I 50-pin lvds
Text: 4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination ICS854S057I DATA SHEET General Description Features The ICS854S057I is a 4:1 or 2:1 LVDS Clock Multiplexer which can operate up to 2GHz. The PCLK, HiPerClockS nPCLK pairs can accept most standard differential
|
Original
|
ICS854S057I
ICS854S057I
mps 1037
921c
50-pin lvds
|
PDF
|
ICS854S057BI
Abstract: 854S057BGILF mps 1037 ICS854057 ICS854S057BGI SMA100A
Text: 4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination ICS854S057BI DATA SHEET General Description Features The ICS854S057BI is a 4:1 or 2:1 LVDS Clock Multiplexer which can operate up to 2GHz. The PCLK, HiPerClockS nPCLK pairs can accept most standard differential
|
Original
|
ICS854S057BI
ICS854S057BI
854S057BGILF
mps 1037
ICS854057
ICS854S057BGI
SMA100A
|
PDF
|
83940DY-01
Abstract: ICS83940-01 MS-026
Text: ICS83940-01 LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS83940-01 is a low skew, 1-to-18 LVPECL-toLVCMOS/LVTTL Fanout Buffer. The ICS83940-01 has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML or SSTL input levels. The single ended clock
|
Original
|
ICS83940-01
1-TO-18
ICS83940-01
1-to-18
83940DY-01
83940DY-01
MS-026
|
PDF
|
83940DYLF
Abstract: 83940DYLFT ICS83940D ICS83940DY ICS83940DYLF MS-026
Text: ICS83940D LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS83940D is a low skew, 1-to-18 LVPECL-toLVCMOS/LVTTL Fanout Buffer. The ICS83940D has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The LVCMOS_CLK
|
Original
|
ICS83940D
1-TO-18
ICS83940D
1-to-18
83940DY
83940DYLF
83940DYLFT
ICS83940DY
ICS83940DYLF
MS-026
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY Integrated Circuit Systems, Inc. ICS853210 LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS853210 is a low skew, high performance dual 1-to- 5 Differential-to-2.5V/3.3V HiPerClockS
|
Original
|
ICS853210
853210BY
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ICS83940D LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS83940D is a low skew, 1-to-18 LVPECL-toLVCMOS/LVTTL Fanout Buffer. The ICS83940D has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The LVCMOS_CLK
|
Original
|
ICS83940D
1-TO-18
ICS83940D
1-to-18
83940DY
|
PDF
|
MARKING 4b 8-PIN japan
Abstract: No abstract text available
Text: DATA SHEET ICS853001 Integrated ICS853001 1:1, DIFFERENTIAL Circuit LVPECL-TO-2.5V, 3.3V, 5V1:1, DIFFERENTIAL LVPECLTOSystems, Inc. LVPECL/ECL BUFFER 2.5V, 3.3V, 5V LVPECL/ECL BUFFER GENERAL DESCRIPTION FEATURES The ICS853001 is a 1:1 Differential LVPECLICS
|
Original
|
ICS853001
ICS853001
199707558G
MARKING 4b 8-PIN japan
|
PDF
|
ICS 0930
Abstract: No abstract text available
Text: PRELIMINARY Integrated Circuit Systems, Inc. ICS853006 LOW SKEW, 1-TO-6 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS853006 is a low skew, high performance 1-to-6 Differential-to-2.5V/3.3V LVPECL/ECL HiPerClockS
|
Original
|
ICS853006
425ps
ICS853006
853006AG
ICS 0930
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY Integrated Circuit Systems, Inc. ICS853011 LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS853011 is a low skew, high performance 1-to-2 Differential-to-2.5V/3.3V LVPECL/ HiPerClockS ECL Fanout Buffer and a member of the
|
Original
|
ICS853011
130ps
240ps
853011BM
|
PDF
|
LL1660
Abstract: SM5124A p718 LL1648 24188 HL1628 H1671 2716 JL L1642 LL1654
Text: OJPC SM5124A CB Transceiver PLL N IP PO N P R E C IS IO N C IR C U IT S INC. • OVERVIEW ' The SM5124A is a PLL LSI for 40-channel CB transceivers with US specifications using NPC’s original molybdenum-gate CMOS technology. Incorporating a high-speed programmable
|
OCR Scan
|
SM5124A
SM5124A
40-channel
P3285
LL1660
p718
LL1648
24188
HL1628
H1671
2716 JL
L1642
LL1654
|
PDF
|
