Untitled
Abstract: No abstract text available
Text: T7110 Synchronous Protocol Data Formatter with Serial Interface Features Host Interface • C om patible with AT&T’s WE 32100 M icroprocessor and with Intel’s ¡APX86 and M otorola’s MC68000 m icroprocessor series ■ O n-chip 16-channel DMA memory address
|
OCR Scan
|
T7110
APX86
MC68000
16-channel
16-bit
20-bit
|
PDF
|
intel 8087 architecture
Abstract: sahf instruction intel 8086 Arithmetic and Logic Unit -ALU 8087 coprocessor architecture 8086 instruction set 8086 opcode sheet free binary numbers multiplication 8088 instruction set intel 8086 opcode sheet procedure for converting to opcodes in 8086
Text: Floating-Point Unit 31 The Intel Architecture Floating-Point Unit FPU provides high-performance floating-point processing capabilities. It supports the real, integer, and BCD-integer data types and the floatingpoint processing algorithms and exception handling architecture defined in the IEEE 754 and 854
|
Original
|
|
PDF
|
15.4 lcd
Abstract: IBM LCD Connector U990 J503 lcd connector J513
Text: discrepancies between any succeeding product and this manual. Copyright c 2005 SAMSUNG Electronics Co.,Ltd. All rights reserved. Under the copyright laws, this manual cannot be reproduced in any form without the prior written permission of SAMSUNG Electronics Co.,Ltd. No
|
Original
|
NT-X50/C160
NT-X50/C160
JODD500
15.4 lcd
IBM LCD Connector
U990
J503 lcd connector
J513
|
PDF
|
ARM926EJ-S
Abstract: C6000 TMS320C6000 0R015
Text: TMS320DM646x DMSoC Clock Reference Generator CRGEN User's Guide Literature Number: SPRUEQ1 December 2007 2 SPRUEQ1 – December 2007 Submit Documentation Feedback Contents Preface . 6
|
Original
|
TMS320DM646x
ARM926EJ-S
C6000
TMS320C6000
0R015
|
PDF
|
SSF3117
Abstract: on and off power switch dimension 1100
Text: SSF3117 DESCRIPTION The SSF3117 uses advanced trench technology to provide excellent RDS ON and low gate charge . A Schottky diode is provided to facilitate the implementation of a bidirectional blocking switch, or for DC-DC conversion applications. GENERAL FEATURES
|
Original
|
SSF3117
SSF3117
on and off power switch dimension 1100
|
PDF
|
MSP430F5326
Abstract: MSP430 data loggers
Text: MSP430F5326-DIE www.ti.com SLAS890 – AUGUST 2012 MIXED SIGNAL MICROCONTROLLER FEATURES 1 • • 2 • • • • Low Supply-Voltage Range: 1.8 V to 3.6 V Ultralow Power Consumption – Active Mode AM : All System Clocks Active – Standby Mode (LPM3):
|
Original
|
MSP430F5326-DIE
SLAS890
16-Bit
MSP430F5326
MSP430 data loggers
|
PDF
|
CY7C292-50PC
Abstract: CY7C291 57c291 CY7C292-50
Text: CY7C291 _CY7C292 — .w Ä ^ SEMICONDUCTOR Reprogrammable 2048 x 8 PROM Features • W indowed for reprogramm ability • C ap a b le o f w ith stan d in g > 2000V' s ta tic d isch arg e • C M O S for optimum speed /pow er
|
OCR Scan
|
CY7C291
CY7C292
7C292L-35PC
7C292L-35DC
CY7C292-35PC
7C292-35DC
7C292L-50PC
7C292L-50DC
CY7C292-50PC
7C292-50DC
CY7C291
57c291
CY7C292-50
|
PDF
|
AMD 22V10
Abstract: EPROM 27256 programmer schematic application PAL 16v8 ip8254 16v8 programming Guide C2503 22v10 pal 0001FFFFH eeprom programmer schematic 27256 EPROM intel 27256
Text: IDT79R3051 SYSTEM DESIGN EXAMPLE APPLICATION NOTE AN-86 APPLICATION NOTE AN-86 IDT79R3051 SYSTEM DESIGN EXAMPLE Integrated Device Technology, Inc. by Andrew Ng even further. Although the board is not populated with parts that have the highest performance achievable, its design can
|
Original
|
IDT79R3051TM
AN-86
R3000
AMD 22V10
EPROM 27256 programmer schematic
application PAL 16v8
ip8254
16v8 programming Guide
C2503
22v10 pal
0001FFFFH
eeprom programmer schematic 27256
EPROM intel 27256
|
PDF
|
ic 8255A
Abstract: intel ic 8255 Peripheral interface 8255 with ADC 8255A 8255 intel microprocessor block diagram ppi PPI 8255A PPI 8255 pin configuration PPI 8255 interface ic 8255 PPI intel 8255a ppi block diagram
Text: intJ 8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE • M C S -85T M Compatible 8255A-5 ■ Direct Bit Set/Reset Capability Easing Control Application Interface ■ 24 Programmable I/O Pins ■ Completely TTL Compatible ■ Reduces System Package Count ■ Fully Compatible with Intel
|
OCR Scan
|
255A/8255A-5
255A/8255A-5
ic 8255A
intel ic 8255
Peripheral interface 8255 with ADC
8255A
8255 intel microprocessor block diagram ppi
PPI 8255A
PPI 8255 pin configuration
PPI 8255 interface
ic 8255 PPI
intel 8255a ppi block diagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * CYPRESS ADVANCED INFORMATION CY7C375Ì UltraLogic 128-Macrocell Flash CPLD Features speed CPLDs. Like all members of the F lash 370 i family, the CY7C375i is de • 128 macrocells in eight logic blocks • 128 I/O pins • 6 dedicated inputs including 4 clock
|
OCR Scan
|
CY7C375Ã
128-Macrocell
CY7C375i
160-pin
FLASH370i
DGlb723
|
PDF
|
mil-std-1553b SPECIFICATION
Abstract: honeywell dcs manual smd code A1t MIL-STD-1773 A1t smd TSI S 14001 1553 SUmmit me 555 AS1773 UT69151
Text: S f.lMMIT TM Reference Manual Aeroflex Colorado Springs 4350 Centennial Blvd. Colorado Springs, CO 80907 719-594-8000, 719-594-8468 fax www.aeroflex.com/radhard SJ.1MMITTMReference Manual Table of Contents Overview Presentation Section 1 Engineering Notebooks
|
Original
|
MC68HC11
UT69151
80C51
31-0-01-D1
31-o-o1-aJ
mil-std-1553b SPECIFICATION
honeywell dcs manual
smd code A1t
MIL-STD-1773
A1t smd
TSI S 14001
1553 SUmmit
me 555
AS1773
|
PDF
|
Burroughs Self-Scan
Abstract: B255A Peripheral interface 8255 with ADC Burroughs D504D 8255a PPI 8255 interface keyboard interfacing with 8255 microprocessors WM-71 PPI 8255 interface word control logic controller
Text: intJ 8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE • MCS-85TM Compatible 8255A-5 ■ 24 Programmable I/O Pins ■ Direct Bit Set/Reset Capability Easing Control Application Interface ■ Completely TTL Compatible ■ Reduces System Package Count ■ Fully Compatible with Intel
|
OCR Scan
|
255A/8255A-5
255A/8255A-5
Burroughs Self-Scan
B255A
Peripheral interface 8255 with ADC
Burroughs
D504D
8255a
PPI 8255 interface
keyboard interfacing with 8255 microprocessors
WM-71
PPI 8255 interface word control logic controller
|
PDF
|
vfo 200v 0.4kw
Abstract: dipipm dipipm application note
Text: <Dual-In-Line Package Intelligent Power Module> MOSFET Super mini DIPIPM APPLICATION NOTE PSM03S93E5-A / PSM05S93E5-A Table of contents CHAPTER 1 INTRODUCTION .2
|
Original
|
PSM03S93E5-A
PSM05S93E5-A
vfo 200v 0.4kw
dipipm
dipipm application note
|
PDF
|
city 4OX
Abstract: No abstract text available
Text: AMDB AMD-K6 E High-Performance, AMD-K6 Embedded Processor DISTINCTIVE CHARACTERISTICS • Advanced 6-Issue RISC86 Superscalar Microarchitecture - Seven parallel specialized execution units - Multiple sophisticated x86-to-RISC86® instruction decoders - Advanced two-level branch prediction
|
OCR Scan
|
RISC86®
x86-to-RISC86®
RISC86
64-Kbyte
32-Kbyte
321-Pin
8M-1/99-0
2459A
city 4OX
|
PDF
|
|
|
0X508
Abstract: UG777 EF-DI-TEMAC-PROJ RGMII switch sp605 sfp artix7 ucf file vhdl code for ethernet mac spartan 3 example ml605 ethernet
Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Tri-Mode Ethernet MAC v5.2 DS818 January 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Tri-Mode Ethernet Media Access Controller TEMAC solution comprises the 10/100/1000 Mb/s Ethernet MAC, 1 Gb/s Ethernet
|
Original
|
DS818
0X508
UG777
EF-DI-TEMAC-PROJ
RGMII switch
sp605 sfp
artix7 ucf file
vhdl code for ethernet mac spartan 3
example ml605 ethernet
|
PDF
|
RE 5 TA
Abstract: CY7C281
Text: CY7C281 CY7C282 " s CYPRESS 1024 x 8 PROM SEMICONDUCTOR Features • C M O S for optimum sp eed / power • High speed — 30 ns commercial — 45 ns (military) • Low power — 495 mW (commercial) — 660 mW (military) • E P R O M technology 100% programmable
|
OCR Scan
|
CY7C281
CY7C282
281-30PC
282-30PC
281-30D
281-30LC
282-30D
281-45PC
282-45PC
281-45D
RE 5 TA
|
PDF
|
0x77C
Abstract: iodelay IEEE1722 DS818 KC705 RGMII phy Xilinx UG474 UG777 UG472 verilog code for mdio protocol
Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Tri-Mode Ethernet MAC v5.3 DS818 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Tri-Mode Ethernet Media Access Controller TEMAC solution comprises the 10/100/1000 Mb/s Ethernet MAC, 1 Gb/s Ethernet
|
Original
|
DS818
Zynq-7000,
0x77C
iodelay
IEEE1722
KC705
RGMII phy Xilinx
UG474
UG777
UG472
verilog code for mdio protocol
|
PDF
|
ZX-01
Abstract: T48I QD004
Text: P L X TECHNOLOGY CORP SSE D • bfi5514R D00ÜM13 'ÎSE mPLX EISA 9020BV T T 5 2 . '3 3 - 5 5 EISA Bus Master Interface Chip fo r Intel 82596 LAN Controller APRIL 1992 Patent Pending_ Features_ General Description_
|
OCR Scan
|
bfi5514R
9020BV
82596CA/SX/DX
9020BV
128-pin
ZX-01
T48I
QD004
|
PDF
|
BJ 131-6
Abstract: intel 82596 BUK 155 adapter block diagram b055 82596SX
Text: P L X TECHNOLOGY CORP 5 EE D • bñSSmT DOGOMIB ' ISE * P L X EISA 9020BV " T 5 a . '3 3 - S 5 EISA Bus Master Interface Chip fo r Intel 82596 LAN Controller APRIL 1992 Patent Pending_ Features_ General Description_
|
OCR Scan
|
82596CA/SX/DX
9020BV
9020BV
mas39
128-pin
BJ 131-6
intel 82596
BUK 155
adapter block diagram
b055
82596SX
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HB54R1G9F2-A75B/B75B/10B 1 GB Registered DDR SDRAM DIMM 128-Mword x 72-bit, 2-Bank Module 36 pcs of 64 M × 4 Components E0089H20 (Ver. 2.0) Preliminary Mar. 30, 2001 Description The HB54R1G9F2 is a 64M × 72 × 2-bank Double Data Rate (DDR) SDRAM Module, mounted 36 pieces of
|
Original
|
HB54R1G9F2-A75B/B75B/10B
128-Mword
72-bit,
E0089H20
HB54R1G9F2
256-Mbit
HM5425401BTB)
E0089H20
|
PDF
|
ip8254
Abstract: AMD 22V10 Xceive 79r3001 Bf8000 EPROM 27256 programmer schematic IDT79R3051 R3000 R3051 R3052
Text: IDT79R3051 SYSTEM DESIGN EXAMPLE APPLICATION NOTE AN-86 APPLICATION NOTE AN-86 IDT79R3051 SYSTEM DESIGN EXAMPLE Integrated Device Technology, Inc. by Andrew Ng even further. Although the board is not populated with parts that have the highest performance achievable, its design can
|
Original
|
IDT79R3051TM
AN-86
R3000
ip8254
AMD 22V10
Xceive
79r3001
Bf8000
EPROM 27256 programmer schematic
IDT79R3051
R3051
R3052
|
PDF
|
LC 7258
Abstract: C-274
Text: bSE D C Y P R ES S S E M I C O N D U C T O R SSÖRbbE QQ1GS50 T M «CYP CY7C271 CY7C274 CYPRESS SEMICONDUCTOR Features Functional Description • CMOS for optimum speed/power • Windowed for reprogrammability • Highspeed •— 30 ns commercial •— 35 ns (military)
|
OCR Scan
|
QQ1GS50
CY7C271
CY7C274
300-mil
7C271)
LC 7258
C-274
|
PDF
|
I8255A
Abstract: 8255a 8225A
Text: in te i 8 2 5 5 A /8 2 5 5 A -5 PROGRAMMABLE PERIPHERAL INTERFACE MCS-85 Com patible 8255A-5 24 Programmable I/O Pins Direct Bit S e t/R e s e t Capability Easing Control Application Interface Com pletely TTL Com patible Reduces System Package Count Im proved DC Driving Capability
|
OCR Scan
|
MCS-85TM
255A-5
255A/8255A-5
I8255A
8255a
8225A
|
PDF
|
intel 8255a ppi block diagram
Abstract: intel IC 8255 8255 intel microprocessor block diagram ic 8255 intel Peripheral interface 8255 with ADC PPI 8255A ic 8255A 8255a PPI keyboard interfacing with 8255 microprocessors 8255 PPI INTEL
Text: in te l. 8 2 5 5 A /8 2 5 5 A -5 PROGRAMMABLE PERIPHERAL INTERFACE MCS-85 Com patible 8255A-5 24 Program m able I/O Pina • D irect B it S et/R eset C apability Easing C ontrol A pplication Interface C om pletely TTL Com patible ■ Reduces System Package Count
|
OCR Scan
|
255A/8255A-5
MCS-85â
255A-5
255A/8255A-5
intel 8255a ppi block diagram
intel IC 8255
8255 intel microprocessor block diagram
ic 8255 intel
Peripheral interface 8255 with ADC
PPI 8255A
ic 8255A
8255a PPI
keyboard interfacing with 8255 microprocessors
8255 PPI INTEL
|
PDF
|
