Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    311MBPS Search Results

    311MBPS Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    4413

    Abstract: IDT77155 IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 osam marking code
    Text: SECTION 2 IDT77V400 Switching Memory 2.1 IDT77V400 Switching Memory Description The IDT77V400 Switching Memory is designed to provide essential data path functionality for switches, concentrators and expanders in Asynchronous Transfer Mode ATM Networks. The IDT77V400 supports aggregate data throughput at rates up to 1.24 Gbps and has 8192


    Original     		IDT77V400 IDT77V500 4413 IDT77155 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 osam marking code PDF

    capacitor aec

    Abstract: 8281 CLC014 CLC014AJE M14A SD014EVK
    Text: CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery General Description National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable or any media with similar dispersive loss characteristics .


    Original     		CLC014 CLC014 180pspp capacitor aec 8281 CLC014AJE M14A SD014EVK PDF

    1kx4

    Abstract: ALTERA MAX 3000 Altera MAX V CPLD PQFP ALTERA 160 Q302 EP1C12 altera TQFP 32 PACKAGE altera cyclone 3 F324 Altera
    Text: Семейство Cyclone Copyright 2003 Altera Corporation 1 Семейства микросхем Altera „ Семейства программируемой логики – FPGA высокой и средней степени интеграции;


    Original     		EPC16) 1kx4 ALTERA MAX 3000 Altera MAX V CPLD PQFP ALTERA 160 Q302 EP1C12 altera TQFP 32 PACKAGE altera cyclone 3 F324 Altera PDF

    IDT77155

    Abstract: IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 s-link
    Text: SECTION 3 IDT77V500 Switch Controller 3.1 IDT77V500 Switch Controller Description The IDT77V500 manages the IDT77V400, a single device shared memory ATM switch. The IDT77V400 provides cell buffers implemented in Fusion Memory technology and, as the name implies, a data path for ATM cells. It also provides a means by which an external


    Original     		IDT77V500 IDT77V400, IDT77V400 IDT77155 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 s-link PDF

    CLC014AJE

    Abstract: CLC014 M14A
    Text: CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery General Description National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable or any media with similar dispersive loss characteristics .


    Original     		CLC014 CLC014 180pspp CLC014AJE M14A PDF

    qfn-44 PACKAGE footprint

    Abstract: No abstract text available
    Text: KIT ATION EVALU E L B AVAILA 19-2215; Rev 6; 10/07 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis The MAX3892 serializer is ideal for converting 4-bitwide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 ✕ 4-bit FIFO


    Original     		MAX3892 622Mbps 622MHz, MAX3892EVKIT MAX3892 mvp/id/3215/t/al 15-Nov-2010 qfn-44 PACKAGE footprint PDF

    IDT77155

    Abstract: IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 3606
    Text: SWITCHStARTM ATM CELL BASED 8 X 8 PRELIMINARY 1.24Gbps NON-BLOCKING IDT77V400 INTEGRATED SWITCHING MEMORY Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Single chip supports an 8 x 8 port switch at 155Mbps per port Fusion MemoryTM technology utilized to provide the


    Original     		24Gbps IDT77V400 155Mbps 330mW 155Mbps 32-bit IDT77V500. IDT77155 IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 3606 PDF

    logic diagram to setup adder and subtractor

    Abstract: EP1C12 tms 2000 c51002
    Text: Section I. Cyclone FPGA Family Data Sheet This section provides designers with the data sheet specifications for Cyclone devices. The chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information,


    Original     		PDF

    tms 3899

    Abstract: lot Code Formats altera cyclone EPC8 bios fail EPM3032 EP1C12F
    Text: Section I. Cyclone FPGA Family Data Sheet This section provides designers with the data sheet specifications for Cyclone devices. The chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information,


    Original     		7000B tms 3899 lot Code Formats altera cyclone EPC8 bios fail EPM3032 EP1C12F PDF

    CLC014

    Abstract: CLC014AJE M14A
    Text: CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery General Description National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable or any media with similar dispersive loss characteristics .


    Original     		CLC014 CLC014 180pspp CLC014AJE M14A PDF

    666Hz

    Abstract: No abstract text available
    Text: 19-2215; Rev 0; 11/01 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis Operating from a single 3.3V supply, this device accepts low-voltage differential-signal LVDS clock and data inputs for interfacing with high-speed digital circuitry, and delivers current-mode logic (CML) serial


    Original     		MAX3892 622Mbps 622MHz, MAX3892 666Hz PDF

    77V400

    Abstract: 77V500 IDT77010 IDT77155 IDT77V400 IDT77V500 OC-24
    Text: WAN Concentrator Design using SWITCHStARTM Introduction APPLICATION BRIEF AB-223 SWITCHStAR Advantages The Wide Area Network WAN is a high-performance, ATM based network that facilitates long distance communication. A key function in this network is the need to concentrate lower speed ATM traffic and feed it into


    Original     		AB-223 77V500 77V400 OC-24 24Gbps 5275drw01 77V400 77V500 IDT77010 IDT77155 IDT77V400 IDT77V500 OC-24 PDF

    CSA907T

    Abstract: transistor 1N4148
    Text: CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery General Description National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable or any media with similar dispersive loss characteristics .


    Original     		CLC014 CLC018EB: CLC018EB CLC018PCASM) CSA907T transistor 1N4148 PDF

    jtag pin

    Abstract: PQFP ALTERA 160 EP1C12
    Text: 1. Introduction C51001-1.4 Introduction The Cyclone field programmable gate array family is based on a 1.5-V, 0.13- m, all-layer copper SRAM process, with densities up to 20,060 logic elements LEs and up to 288 Kbits of RAM. With features like phaselocked loops (PLLs) for clocking and a dedicated double data rate (DDR)


    Original     		C51001-1 33-MHz, 32-bit 64-bit jtag pin PQFP ALTERA 160 EP1C12 PDF

    JESD87

    Abstract: AN253
    Text: Using Selectable I/O Standards in Cyclone Devices February 2003, ver. 1.1 Introduction Application Note 253 The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-2, SSTL-3, and


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: 19-2215; Rev 2; 3/06 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis The MAX3892 serializer is ideal for converting 4-bitwide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 ✕ 4-bit FIFO allows for any static delay between the parallel output


    Original     		MAX3892 622Mbps 622MHz, PDF

    B1416

    Abstract: E1113 1CS MARKING IDT77V400 IDT77V500 IDT77V550 13-bitcell m1416 s156 A1516
    Text: IDT77V400 SwitchStarTM ATM Cell Based 8 x 8 1.2Gbps non-blocking Integrated Switching Memory Features List ! Single chip supports an 8 x 8 port switch at 155Mbps per port ! Central Memory Architecture eliminates Head-of-Line Blocking by sharing the memory array with all ports


    Original     		IDT77V400 155Mbps 330mW 155Mbps 32-bit B1416 E1113 1CS MARKING IDT77V400 IDT77V500 IDT77V550 13-bitcell m1416 s156 A1516 PDF

    "Fast Cycle RAM"

    Abstract: altera cyclone 3 pins BGA and QFP Package 256 PIN QFP ALTERA DIMENSION 100 PIN tQFP ALTERA DIMENSION 256-pin Plastic BGA EP1C12 100 PIN PQFP ALTERA DIMENSION 240 PIN QFP ALTERA DIMENSION cyclone serial interface
    Text: 1. Introduction C51001-1.5 Introduction The Cyclone field programmable gate array family is based on a 1.5-V, 0.13- m, all-layer copper SRAM process, with densities up to 20,060 logic elements LEs and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate


    Original     		C51001-1 33-MHz, 32-bit 64-bit "Fast Cycle RAM" altera cyclone 3 pins BGA and QFP Package 256 PIN QFP ALTERA DIMENSION 100 PIN tQFP ALTERA DIMENSION 256-pin Plastic BGA EP1C12 100 PIN PQFP ALTERA DIMENSION 240 PIN QFP ALTERA DIMENSION cyclone serial interface PDF

    Untitled

    Abstract: No abstract text available
    Text: KIT ATION EVALU E L B AVAILA 19-2215; Rev 6; 10/07 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis The MAX3892 serializer is ideal for converting 4-bitwide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 ✕ 4-bit FIFO


    Original     		MAX3892 622Mbps 622MHz, MAX3892EHT+ MAX3892 PDF

    diode zener ph c5v1

    Abstract: 64 bit carry-select adder verilog code lt1085 linear 6c1330 lot Code Formats altera cyclone FPGA based dma controller using vhdl EIA standards 783 precision shunt regulators 431 ic a 4503 DSA00471137.txt
    Text: Cyclone Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com C5V1-1.4 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		perfor13 diode zener ph c5v1 64 bit carry-select adder verilog code lt1085 linear 6c1330 lot Code Formats altera cyclone FPGA based dma controller using vhdl EIA standards 783 precision shunt regulators 431 ic a 4503 DSA00471137.txt PDF

    JESD85

    Abstract: JESD89A
    Text: Using Selectable I/O Standards in Cyclone Devices September 2002, ver. 1.0 Introduction Application Note 253 The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-2, SSTL-3, and


    Original     		PDF

    MAX3273

    Abstract: MAX3882 MAX3892 MAX3892EGH 1024EP
    Text: KIT ATION EVALU E L B AVAILA 19-2215; Rev 6; 10/07 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis The MAX3892 serializer is ideal for converting 4-bitwide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 ✕ 4-bit FIFO


    Original     		MAX3892 622Mbps 622MHz, MAX3892EHT+ MAX3892 MAX3273 MAX3882 MAX3892EGH 1024EP PDF

    MAX3886

    Abstract: mvco SDI pattern generator ic 4063 smd PEC36SAAN TAJB336K010R R69-R76
    Text: 19-4063; Rev 0; 2/08 MAX3886 Evaluation Kit The MAX3886 evaluation kit EV kit is a fully assembled and tested demonstration board that simplifies evaluation of the MAX3886 BPON/GPON CDR with serializer/ deserializer. The EV kit operates from a single +3.3V


    Original     		MAX3886 4400MHz MAX3886EVKIT+ TAJB336K010R MAX3886 mvco SDI pattern generator ic 4063 smd PEC36SAAN TAJB336K010R R69-R76 PDF

    CLC001

    Abstract: CLC005 CLC006 CLC007 CLC012 CLC014 CLC016 CLC018 CLC001CLC012
    Text: Application Brief 長距離の高速伝送を実現する3.3Vケーブル・ドライバとイコライザ Gary Melchior アプリケーション概要 105 シリアル・デジタル・インタフェースで最も 重要な構成要素であるケーブル・イコライザ


    Original     		400Mbps CLC001CLC012 CLC016 CLC012 300mBelden8281 120m5UTP 200MHz40dB 270Mbps200m CLC001 CLC005 CLC006 CLC007 CLC012 CLC014 CLC016 CLC018 CLC001CLC012 PDF