Untitled
Abstract: No abstract text available
Text: 5Ü GEC PLESSEY MAY 1996 S I' M I C O N I U C T O R S ADVANCE INFORMATION DS4054-2.2 WL100 WLAN INTERFACE CIRCUIT The WL100, together with the DE6003 frequency hopping radio transceiver, im plem ents a wide variety of WLAN applications where NRZ encoding is used.
|
OCR Scan
|
PDF
|
DS4054-2
WL100
WL100,
DE6003
156-25kb/s,
250kb/s,
312-5kb/s,
500kb/s,
625kb/s
CRC-32
|
Untitled
Abstract: No abstract text available
Text: The ARM Processor Family This Data Sheet is one of a series describing the ARM Family of products from GEC Plessey Semiconductors. The table below shows the current range of 32-bit RISC M icroprocessors/M icrocontrollers. GPS Name P ackag e Description 32 bit RISC core with 32 bit address range.
|
OCR Scan
|
PDF
|
32-bit
100PQFP
144TQFP
160PQFP
ser26
FIQ26
1RQ26
upervisor26.
37bfl522
|
MA6116
Abstract: MA6116 f6 MA6116 f5
Text: P ^ p i G E C P L E S S E Y S E M I C O N D U C T O R S DS3582-3.1 M A6116 & M A 6216 RADIATION HARD 2048 x 8 BIT STATIC RAM The MA6116 16k Static RAM is configured as 2048 x 8 bits and manufactured using CMOS-SOS high performance, radiation hard, 3|j.m technology. The MA6216 is manufactured using 2.5|j.m technology
|
OCR Scan
|
PDF
|
DS3582-3
A6116
MA6116
MA6216
110ns
MA6116)
MA6216)
ita00
0DH354B
MA6116&
MA6116 f6
MA6116 f5
|
Untitled
Abstract: No abstract text available
Text: Si GEC PLESSEY _PRELIMINARY INFORMATION S E M I C O N D U C T O R S ACE9030 RADIO INTERFACE AND TWIN SYNTHESISER ACE9030 is a combined radio interface circuit and twin synthesiser, intended for use in a cellular telephone. The radio interface section contains circuits to monitor
|
OCR Scan
|
PDF
|
ACE9030
ACE9030
37bflS2H
002fcilki7
|
Untitled
Abstract: No abstract text available
Text: Si GEC PLESSEY S I M I C O l\ t> U C T l H S DS4056 • 2.5 GP2010 GLOBAL POSITIONING SYSTEM RECEIVER RF FRONT END The GP2010 is GEC Plessey Semiconductors' second generation RF Front-end for Global Positioning System GPS) receivers. The GP2010 uses many innovative design
|
OCR Scan
|
PDF
|
GP2010
GP2010
42MHz)
0-69S/0-715)
100LEADS
100-LEAD
GP100/R
80-LEAD
|
Untitled
Abstract: No abstract text available
Text: P J p jG E C P L ES SE Y PRELIMINARY INFORMATION S E M I C O N D U C T O R S D.S. 3743 3.0 SP5655 2.7GHz BI-DIRECTIONAL l2C BUS CONTROLLED SYNTHESISER Supersedes July 1993 Edition The SP5655 is a single chip frequency synthesiser designed for TV tuning systems. Control data is entered in the
|
OCR Scan
|
PDF
|
SP5655
SP5655
37bflSS5
883CTM
|
Untitled
Abstract: No abstract text available
Text: G EC PLESSEY SEMI CONDS 43E D m 37böS22 QQ1M23L T «PLSB GEC P L E S S E Y I S E M I C O N D U C T O R S I 1952-1.0 MR9735 TELETEXT/VIEWDATA 625-LINE VIDEO GENERATOR The M R9735 V ideo G enerator chip reads the contents of a P age S tore and ge nera tes outputs suitable or d riving
|
OCR Scan
|
PDF
|
QQ1M23L
MR9735
625-LINE
R9735
37baS22
T-77-07â
|
Untitled
Abstract: No abstract text available
Text: GEC PLESSEY SEMICONDS 31E D • 37fafl552 QG117GS 3 ■ MARCH 1990 PLESSEY SEMICONDUCTORS ; T 4 z-Z \ ULA DA SERIES ANALOG/DIGITAL MIXED SIGNAL ARRAY FAMILY The ULA DA Series is a family of 8 arrays developed to provide single chip solutions to a wide variety of mixed
|
OCR Scan
|
PDF
|
37fafl552
QG117GS
150DA
|
Untitled
Abstract: No abstract text available
Text: wt GEC P L E S S E Y JANUARY 1996 SEMI CO NDUC TOR S DS4274-2.1 TF666.A FAST SWITCHING THYRISTOR KEY PARAMETERS 1400V DRM 700A ^T RMS 9000A ^TSM dV/dt 300V/JIS 500A/(IS dl/dt 20jis % APPLICATIONS • High Power Inverters And Choppers. ■ UPS. ■ Railway Traction.
|
OCR Scan
|
PDF
|
DS4274-2
TF666.
00V/JIS
20jis
TF66614A
TF66612A
TF66610A
TF66608A
TF666
37bflS22
|
Untitled
Abstract: No abstract text available
Text: GE C F L E S S E Y F e b ru a ry 1997 ADVANCE INFORMATION i i ? % I » I i U K Î. D.S. 3758 4.1 SP5611 1.3GHz BI-DIRECTIONAL 12C BUS CONTROLLED SYNTHESISER Supersedes edition in 1995 Media !C Handbook) The SP5611 is a single chip frequency synthesiser
|
OCR Scan
|
PDF
|
SP5611
SP5611
37bflS22
|