Untitled
Abstract: No abstract text available
Text: Z550 UART 0.5µ m Technology Mega Macrocell for Universal Asynchronous Receiver/Transmitter DESCRIPTION The Z550 UART Mega Macrocell is a featured library element in all of OKI’s 0.5µm Sea of Gates and 0.5µm Customer Structured Array families. The OKI implementation of the mega macrocell is fully compatible
|
Original
|
o4/752-2423
OKI-6994
1-800-OKI-6388
|
PDF
|
B910
Abstract: 4 bit even parity generator circuit hamming MC1030 4 bit parity generator using gates 8 bit hamming code "Parity Checker" c 1246 gay cc MC1046
Text: M E C L II M C 1000/1200 series E IG H T-B IT P A R I T Y ’ C H E C K E R and G E N E R A T O R r • MCI 046 MCI 246 Advance Information Seve n E x c lu siv e -O R gates in a single package, inter connected to provid e sim u ltan e o u s O D D - E V E N parity
|
OCR Scan
|
MC1000/1200
FACTOR-25
MC1030
MC1030
MCI046
B910
4 bit even parity generator circuit
hamming
4 bit parity generator using gates
8 bit hamming code
"Parity Checker"
c 1246
gay cc
MC1046
|
PDF
|
4 bit parity generator using gates
Abstract: Parity Generators application of parity bits generators
Text: Application Brief 130 Parity Generators in FLEX 8000 Devices Parity Generators in FLEX 8000 Devices May 1994, ver. 1 Summary Files using the techniques described in this application brief are available from the Altera BBS at 408 954-0104 in the following
|
Original
|
|
PDF
|
4 bit parity generator using gates
Abstract: "Parity Generator" Parity Generators 3 bit parity generator "XOR Gates" generators
Text: Application Brief 130 Parity Generators in FLEX 8000 Devices Parity Generators in FLEX 8000 Devices May 1994, ver. 1 Summary Files using the techniques described in this application brief are available from the Altera BBS at 408 954-0104 in the following
|
Original
|
|
PDF
|
3 bit parity generator
Abstract: 4 bit parity generator "XOR Gates" parity generator 4 bit parity generator using gates "Parity Generator" Parity Generators
Text: Application Brief 130 Parity Generators in FLEX 8000 Devices Parity Generators in FLEX 8000 Devices May 1994, ver. 1 Summary Files using the techniques described in this application brief are available from the Altera BBS at 408 954-0104 in the following
|
Original
|
|
PDF
|
Parity Generators
Abstract: generators
Text: Application Brief 130 Parity Generators in FLEX 8000 Devices Parity Generators in FLEX 8000 Devices May 1994, ver. 1 Summary Files using the techniques described in this application brief are available from the Altera BBS at 408 954-0104 in the following
|
Original
|
|
PDF
|
3 bit parity generator
Abstract: 4-bit even parity checker 4 bit parity generator 4-bit parity checker 4 bit even parity generator circuit 4-bit parity/generator checker design application of parity checker parity generator 207E F657
Text: EB 207E Parity Bus Transceivers Author: Peter Forstner Date: 20.08.92 Rev.: 1.0 This report describes the architecture, operation and application of bi-directional bus drivers having integrated parity generation and parity checking. IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue
|
Original
|
|
PDF
|
HP8665A
Abstract: DS90CR215 HP8656B SN65LVDS95 SN65LVDS96 DTS2070C
Text: SN65LVDS95 www.ti.com SLLS297G – MAY 1998 – REVISED JUNE 2002 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 21:3 Data Channel Compression at up to 1.36 Gigabits per Second Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS95
SLLS297G
LVDS95
HP8665A
DS90CR215
HP8656B
SN65LVDS95
SN65LVDS96
DTS2070C
|
PDF
|
4 bit parity generator
Abstract: 3 bit parity generator "XOR Gate" XAPP267 PARITY32
Text: Application Note: Virtex-II Family R XAPP267 v1.0 January 15, 2001 Parity Generation and Validation in Virtex-II Devices Author: Lakshmi Gopalakrishnan Summary In data transmission systems the transmission channel itself is a source of data error. Hence
|
Original
|
XAPP267
Parity16
16-bit
Parity32
32-bit
4 bit parity generator
3 bit parity generator
"XOR Gate"
XAPP267
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS95 www.ti.com SLLS297H – MAY 1998 – REVISED JULY 2006 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS95
SLLS297H
LVDS95
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS95 www.ti.com SLLS297H – MAY 1998 – REVISED JULY 2006 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS95
SLLS297H
LVDS95
|
PDF
|
MCR 100-6
Abstract: 82c50a MD82C50A-5 CD82C50A-5 CP82C50A-5 CS82C50A-5 ID82C50A-5 IP82C50A-5 tir 41
Text: 82C50A TM CMOS Asynchronous Communications Element March 1997 Ordering Information Features • • • • • • • • • • • • • • • Single Chip UART/BRG DC to 625K Baud DC to 10MHz Clock Crystal or External Clock Input On Chip Baud Rate Generator 1 to 65535 Divisor Generates 16X
|
Original
|
82C50A
10MHz
80C86/80C88
IP82C50A-5
CS82C50A-5
N44granted
MCR 100-6
82c50a
MD82C50A-5
CD82C50A-5
CP82C50A-5
CS82C50A-5
ID82C50A-5
IP82C50A-5
tir 41
|
PDF
|
CTS 10MHz oscillator
Abstract: 82C50A CD82C50A-5 CP82C50A-5 CS82C50A-5 ID82C50A-5 IP82C50A-5 IS82C50A-5
Text: 82C50A CMOS Asynchronous Communications Element March 1997 Features Description • • • • The 82C50A Asynchronous Communication Element ACE is a high performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG)
|
Original
|
82C50A
82C50A
0-10MHz
10MHz
80C86/80C88
CTS 10MHz oscillator
CD82C50A-5
CP82C50A-5
CS82C50A-5
ID82C50A-5
IP82C50A-5
IS82C50A-5
|
PDF
|
82C50A
Abstract: CD82C50A-5 CP82C50A-5 CS82C50A-5 ID82C50A-5 IP82C50A-5 IS82C50A-5 id82c50
Text: 82C50A S E M I C O N D U C T O R CMOS Asynchronous Communications Element March 1997 Features Description • • • • The 82C50A Asynchronous Communication Element ACE is a high performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG) on a single chip. Using Harris Semiconductor’s
|
Original
|
82C50A
82C50A
0-10MHz
10MHz
CD82C50A-5
CP82C50A-5
CS82C50A-5
ID82C50A-5
IP82C50A-5
IS82C50A-5
id82c50
|
PDF
|
|
|
MCR 48
Abstract: 82C50A CD82C50A-5 CP82C50A-5 CS82C50A-5 ID82C50A-5 IP82C50A-5 IS82C50A-5 id82c50
Text: 82C50A CMOS Asynchronous Communications Element March 1997 Features Description • • • • The 82C50A Asynchronous Communication Element ACE is a high performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG) on a single chip. Using Intersil’s advanced Scaled
|
Original
|
82C50A
82C50A
0-10MHz
10MHz
80C86/80C88
MCR 48
CD82C50A-5
CP82C50A-5
CS82C50A-5
ID82C50A-5
IP82C50A-5
IS82C50A-5
id82c50
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CA82C52 C fìL CMOS SERIAL CONTROLLER INTERFACE Pin and functional compatibility with industry standard 8252 TTL Input/output compatibility Low power CMOS implementation High speed - DC to 16 MHz operation Single chip UART/BRG The CA82C52 is a high performance, single chip pro
|
OCR Scan
|
CA82C52
CA82C52
CA82C84A
CA82C52.
80C86
82C52
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS93 www.ti.com SLLS302F – MAY 1998 – REVISED FEBRUARY 2000 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 28:4 Data Channel Compression at up to 1.904 Gigabits per Second Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS93
SLLS302F
|
PDF
|
DS90CR215
Abstract: HP8656B HP8665A SN65LVDS95 SN65LVDS96 LVDS95
Text: SN65LVDS95 www.ti.com SLLS297H – MAY 1998 – REVISED JULY 2006 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS95
SLLS297H
LVDS95
DS90CR215
HP8656B
HP8665A
SN65LVDS95
SN65LVDS96
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS95 www.ti.com SLLS297H – MAY 1998 – REVISED JULY 2006 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS95
SLLS297H
LVDS95
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS95 www.ti.com SLLS297H – MAY 1998 – REVISED JULY 2006 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS95
SLLS297H
LVDS95
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN65LVDS95 www.ti.com SLLS297H – MAY 1998 – REVISED JULY 2006 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 3:21 Data Channel Compression at up to 1.428 Gigabits/s Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS95
SLLS297H
LVDS95
|
PDF
|
HP8665A
Abstract: SN65LVDS93 SN65LVDS94 DS90CR285 DTS2070C HP8656B
Text: SN65LVDS93 www.ti.com SLLS302F – MAY 1998 – REVISED FEBRUARY 2000 LVDS SERDES TRANSMITTER FEATURES • • • • • • • • • • • • • • 28:4 Data Channel Compression at up to 1.904 Gigabits per Second Throughput Suited for Point-to-Point Subsystem
|
Original
|
SN65LVDS93
SLLS302F
HP8665A
SN65LVDS93
SN65LVDS94
DS90CR285
DTS2070C
HP8656B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 82C50A Data Sheet January 3, 2006 CMOS Asynchronous Features The 82C50A Asynchronous Communication Element ACE is a high performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG) on a single chip. Using Intersil’s
|
Original
|
82C50A
FN2958
82C50A
0-10MHz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 82C50A Data Sheet October 27, 2005 CMOS Asynchronous Features The 82C50A Asynchronous Communication Element ACE is a high performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG) on a single chip. Using Intersil’s
|
Original
|
82C50A
FN2958
82C50A
0-10MHz
|
PDF
|
