Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    54ACT11000 Search Results

    SF Impression Pixel

    54ACT11000 Price and Stock

    Rochester Electronics LLC SNJ54ACT11000FK

    IC GATE NAND
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SNJ54ACT11000FK Bulk 51
    • 1 -
    • 10 -
    • 100 $5.97
    • 1000 $5.97
    • 10000 $5.97
    		Buy Now

    Texas Instruments SNJ54ACT11000J

    54ACT11000 - NAND Gate, CDIP16 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics SNJ54ACT11000J 33 1
    • 1 $1.29
    • 10 $1.29
    • 100 $1.21
    • 1000 $1.1
    • 10000 $1.1
    		Buy Now

    Texas Instruments SNJ54ACT11000FK

    NAND Gate, CQCC20 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics SNJ54ACT11000FK 160 1
    • 1 $5.74
    • 10 $5.74
    • 100 $5.4
    • 1000 $4.88
    • 10000 $4.88
    		Buy Now

    54ACT11000 Datasheets (6)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    54ACT11000 Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NAND GATES Original PDF
    54ACT11000 Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NAND GATES Original PDF
    54ACT11000FK Texas Instruments IC NAND GATE QUAD 2IN CMOS 20LCCC Original PDF
    54ACT11000FK Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NAND GATES Scan PDF
    54ACT11000J Texas Instruments IC NAND GATE QUAD 2IN CMOS 16CDIP Original PDF
    54ACT11000J Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NAND GATES Scan PDF

    54ACT11000 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    8-8NS

    Abstract: any boolean circuit using nand gates 54ACT11000 74ACT11000 D2957
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 8-8NS any boolean circuit using nand gates 74ACT11000 D2957

    Untitled

    Abstract: No abstract text available
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000

    54ACT11000

    Abstract: 74ACT11000 D2957
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000 D2957

    54ACT11000

    Abstract: 74ACT11000 D2957
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000 D2957

    Untitled

    Abstract: No abstract text available
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000 74ACT11000DR 74ACT11000N

    54ACT11000

    Abstract: 74ACT11000 74ACT11000DR 74ACT11000NSR D2957
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000 74ACT11000DR 74ACT11000NSR D2957

    Untitled

    Abstract: No abstract text available
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000

    Untitled

    Abstract: No abstract text available
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000

    54ACT11000

    Abstract: 74ACT11000 74ACT11000DR 74ACT11000NSR D2957
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000 74ACT11000DR 74ACT11000NSR D2957

    54ACT11000

    Abstract: 74ACT11000 74ACT11000DR 74ACT11000NSR D2957
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000 74ACT11000DR 74ACT11000NSR D2957

    TSMC 0.18 um MOSfet

    Abstract: M38510 10102BCA IDT7204L 5962-8768401MQA 0.18um LDMOS TSMC sl1053 TSMC 0.25Um LDMOS UT63M125BB SMD RTAX250S-CQ208 5962-04221
    Text: DSCC Supplemental Information Sheet for Electronic QML-38535 Specification Details: Date: 9/2/2008 Specification: MIL-PRF-38535 Title: Advanced Microcircuits Federal Supply Class FSC : 5962 Conventional: No Specification contains quality assurance program: Yes


    Original     		PDF QML-38535 MIL-PRF-38535 MIL-STD-790 MIL-STD-690 -581DSCC QML-38535 TSMC 0.18 um MOSfet M38510 10102BCA IDT7204L 5962-8768401MQA 0.18um LDMOS TSMC sl1053 TSMC 0.25Um LDMOS UT63M125BB SMD RTAX250S-CQ208 5962-04221

    5962L0053605VYC

    Abstract: 5962-9069204QXA ATMEL 302 24C16 UT9Q512E-20YCC MOH0268D UT54ACS164245SEIUCCR Z085810 5962-9762101Q2A UT28F256QLET-45UCC 5962R0250401KXA
    Text: NOT MEASUREMENT SENSITIVE MIL-HDBK-103AJ 19 SEPTEMBER 2011 SUPERSEDING MIL-HDBK-103AH 28 MARCH 2011 DEPARTMENT OF DEFENSE HANDBOOK LIST OF STANDARD MICROCIRCUIT DRAWINGS This handbook is for guidance only. Do not cite this document as a requirement. AMSC N/A


    Original     		PDF MIL-HDBK-103AJ MIL-HDBK-103AH MIL-HDBK-103AJ 5962L0053605VYC 5962-9069204QXA ATMEL 302 24C16 UT9Q512E-20YCC MOH0268D UT54ACS164245SEIUCCR Z085810 5962-9762101Q2A UT28F256QLET-45UCC 5962R0250401KXA

    ti0041

    Abstract: No abstract text available
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES T I0041— D2957, JUNE 1967— REVISED M ARCH 1990 • Inputs are TTL-Voltage Compatible 5 4 A C T 11 0 00 . . . J P ACKA G E 7 4 A C T 1 1000 . . . D O R N PACKA GE • Flow-Through Architecture to Optimize PCB


    OCR Scan     		PDF 54ACT11000, 74ACT11000 I0041-- D2957, 500-mA 300-mil ti0041

    A1BL

    Abstract: 54ACT11000 74ACT11000 D2957
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A —D2957, JUNE 1987 - REVISED APRIL 1993 54A C T11000. . . J PACKAGE 74ACT11000 . . . D OR N PACKAGE Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin Vcc and GND Configurations


    OCR Scan     		PDF 54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mll 54ACT11000. 74ACT11000 A1BL 54ACT11000 D2957

    Untitled

    Abstract: No abstract text available
    Text: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SC A S 0 0 2 A - D2957, JU N E 1987 - R E V IS E D A P R IL 1993 54ACT11000. J PA C K A G E 74ACT11000. D O R N PA C K A G E Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes


    OCR Scan     		PDF 54ACT11000, 74ACT11000 D2957, 500-mA 300-mll 54ACT11000

    qml-38535

    Abstract: 54ACT00 54ACT11000 CDFP2-F14 GDFP1-F14 5962-87699
    Text: T REVISIONS LTR A DATE DESCRIPTION Add B, S, Q, and V test limits. Change to one part-one part number format. Add ground bounce and latch-up immunity tests. Add 10.1 substitution statement. Editorial changes throughout. APPROVED YR-MO-DA 92-07-10 THE FRONT PAGE OF THIS DRAWING HAS BEEN REPLACED


    OCR Scan     		PDF 5962-8769901MCX 5962-8769901MDX 5962-8769901M2X 5962-8769902MEX 5962-8769902M2X 5962-8769901CX 5962-8769901DX 5962-87699012X 5962-8769902EX 5962-87699022X qml-38535 54ACT00 54ACT11000 CDFP2-F14 GDFP1-F14 5962-87699

    ti0041

    Abstract: 54ACT11000 74AC11000 D2957 act1100
    Text: 54AC11000, 74AC11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES TI0040— D2957, APRIL 1987— REVISED MARCH 1990 54A C 11000 I PACKAGE 74AC11000 . . . D O R N PACKAGE Flow-Through Architecture to Optimize PCB Layout TOP VIEW Center-Pin V c c and GND Configurations to


    OCR Scan     		PDF 54ACT11000, 74ACT TI0040â D2957, 500-mA 300-mil 54AC11000 74ACITIVE-NAND TI0041 ti0041 54ACT11000 74AC11000 D2957 act1100

    54ACT11000

    Abstract: 74ACT11000 D2957
    Text: S4ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES D2957, JUNE 1987 5 4 A C T 1 1 0 0 0 . . . J PACKAGE 7 4 A C T 1 1 0 0 0 . . . D OR N P AC K A G E Inputs are TTL-Voltage Compatible New Flow-Through Architecture to Optimize PCB Layout TO P V IE W


    OCR Scan     		PDF S4ACT11000, 74ACT11000 D2957, 500-mA 300-mil 54ACT11000 D2957