Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74F113SJ Search Results

    SF Impression Pixel

    74F113SJ Price and Stock

    Rochester Electronics LLC 74F113SJ

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F113SJ Bulk 1,110
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.27
    		Buy Now

    Rochester Electronics LLC 74F113SJX

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F113SJX Bulk 1,902
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.16
    		Buy Now

    Fairchild Semiconductor Corporation 74F113SJ

    J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO14 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics 74F113SJ 7,651 1
    • 1 $0.26
    • 10 $0.26
    • 100 $0.2444
    • 1000 $0.221
    • 10000 $0.221
    		Buy Now

    Fairchild Semiconductor Corporation 74F113SJX

    J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO14 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics 74F113SJX 6,421 1
    • 1 $0.1517
    • 10 $0.1517
    • 100 $0.1426
    • 1000 $0.1289
    • 10000 $0.1289
    		Buy Now

    74F113SJ Datasheets (6)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74F113SJ Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113SJ Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113SJ National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113SJ Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Scan PDF
    74F113SJX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113SJX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF

    74F113SJ Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74F113

    Abstract: 74F113PC 74F113SC 74F113SJ M14A M14D MS-001 N14A
    Text: Revised July 1999 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flipflop will perform according to the Truth Table as long as


    Original     		PDF 74F113 74F113 74F113SC 14-Lead 74F113PC 74F113SC 74F113SJ M14A M14D MS-001 N14A

    E 94733

    Abstract: E 94733 3 74F113 74F113PC 74F113SC 74F113SJ C1995 F113 M14A M14D
    Text: 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F113 offers individual J K Set and Clock inputs When the clock goes HIGH the inputs are enabled and data may be entered The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop will


    Original     		PDF 74F113 74F113PC 74F113SC 14-Lead E 94733 E 94733 3 74F113 74F113PC 74F113SC 74F113SJ C1995 F113 M14A M14D

    74F113

    Abstract: M14A M14D MS-001 N14A 74F113PC 74F113SC 74F113SJ
    Text: Revised September 2000 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs


    Original     		PDF 74F113 74F113 74F113SC 14-Lead M14A M14D MS-001 N14A 74F113PC 74F113SC 74F113SJ

    74F113

    Abstract: F113 M14A M14D N14A 74F113PC 74F113SC 74F113SJ
    Text: 74F113 Dual JK Negative Edge-Triggered Flip-Flop Asynchronous input: General Description The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    Original     		PDF 74F113 74F113PC 14-Lead 74F113 F113 M14A M14D N14A 74F113PC 74F113SC 74F113SJ

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm 74F113 Dual JK Negative Edge-Triggered Flip-Flop Asynchronous input: G en eral D escrip tio n The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 74F113

    KL SN 102

    Abstract: 74F113 74F113PC 74F113SC 74F113SJ M14A M14D MS-001 N14A
    Text: Revised July 1999 E M IC D N D U C T D R T M 74F113 Dual JK Negative Edge-Triggered Flip-Flop transferred to the outputs on the falling edge of the clock pulse. General Description T he 74F113 offers individual J, K, Set and C lo ck inputs. W hen the clock goes H IGH the inputs are enabled and


    OCR Scan     		PDF 74F113 74F113 KL SN 102 74F113PC 74F113SC 74F113SJ M14A M14D MS-001 N14A

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous input: The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 74F113 74F113PC 14-Lead

    Untitled

    Abstract: No abstract text available
    Text: E M ¡ C O N D U C T O R Revised July 1999 TM 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs


    OCR Scan     		PDF 74F113 74F113SC 74F113SJ 74F113PC

    Untitled

    Abstract: No abstract text available
    Text: c*> National Semiconductor 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous input: LOW input to 3 q sets Q to HIGH level Set is independent of clock The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may


    OCR Scan     		PDF 74F113 74F113PC 74F113SC 74F113SJ

    Untitled

    Abstract: No abstract text available
    Text: Semiconductor August 1995 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 74F113 74F113PC 14-Leasafety

    E 94733

    Abstract: No abstract text available
    Text: &N a t i o n a I S e m i c o n d u c t o r 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 74F113 bS01122 E 94733