Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74H71F Search Results

    74H71F Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74H71F Signetics J-K Flip-Flop / J-K Master Slave Flip-Flop Scan PDF
    74H71FC Fairchild Semiconductor JK Master Slave Flip-Flop Scan PDF

    74H71F Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    KIB 28

    Abstract: 54H71DM 54H71FM 74H71DC 74H71FC 74H71PC
    Text: NA TI ON A L {LOGIC} SE MICOND ÜEE D | bSDli eS .□□fc.37Dfl 5 | 71 CO N N ECTIO N DIAGRAM S PINOUT A 54H/74H71 JK MASTER/SLAVE FLIP-FLOP With A N D -O R Inputs D E S C R IP T IO N — The '71 is a high speed J K master/slave flip-flop with AND-OR gate inputs. The AND-OR gate inputs for entry into the master sec­


    OCR Scan     		PDF 54H/74H71 54/74H KIB 28 54H71DM 54H71FM 74H71DC 74H71FC 74H71PC

    74H71

    Abstract: 54H71DM 54H71FM 74H71DC 74H71FC 74H71PC 74H 14
    Text: 71 CONNECTION DIAGRAMS P IN O U T A ''54H/74H71 ^ / / s / JK M A S TE R /S LA V E FLIP-FLO P With A N D -O R Inputs DESCRIPTION— The ’71 is a high speed J K m aster/slave flip-flop with A N D -O R gate inputs. The A N D -O R gate inputs for entry into the master sec­


    OCR Scan     		PDF 54H/74H71 54/74H 74H71 54H71DM 54H71FM 74H71DC 74H71FC 74H71PC 74H 14

    54H71

    Abstract: 54H71FM 74H71DC 74H71FC 74H71PC
    Text: 71 C O N N E C T IO N D IA G R A M S P IN O U T A 54H/74H71 ¿7/ s - / / JK MASTER/SLAVE FLIP-FLOP W ith A N D -O R Inputs D E S C R IP T IO N — T he ’71 is a h ig h speed J K m a ste r/sla ve flip -flo p w ith A N D -O R g a te in p u ts. T he A N D -O R gate in p u ts fo r e n try in to th e m aster sec­


    OCR Scan     		PDF 54H/74H71 54/74H 54H71 54H71FM 74H71DC 74H71FC 74H71PC

    74H Logic Family Specifications

    Abstract: N74H71F N74H71N S54H71F S54H71W
    Text: s A DESCRIPTION T he “ 71 ” is a positive pulse trig g e re d m aster slave flip -flo p w ith A N D -O R gated JK in­ puts and d ire c t Set S d input. JK in fo rm a ­ tio n is loaded in to th e m a ster w h ile the C lo ck is H IG H and tra n s fe rre d to th e slave


    OCR Scan     		PDF 54H/74H71 54H/74H 54S/74S 54LS/74LS 74H Logic Family Specifications N74H71F N74H71N S54H71F S54H71W

    logos 4012B

    Abstract: 1LB553 Rauland ETS-003 Silec Semiconductors MCP 7833 4057A transistor sr52 74c912 1TK552 74S485
    Text: L p i > « , * S E m Ic O N VOLUM E 3 INTERNATIONAL INTEGRATED CIRCUITS INDEX 5th EDITION 1985 Revised June 1985 COMPILED AND PUBLISHED BY S E M IC O N IN D E X E S L IM IT E D THE SEMICON INDEX SERIES CONSISTS OF VOLUME 1 TRANSISTOR INDEX VOLUME 2 DIODE & SCR INDEX


    OCR Scan     		PDF TDA1510 TDA1510A logos 4012B 1LB553 Rauland ETS-003 Silec Semiconductors MCP 7833 4057A transistor sr52 74c912 1TK552 74S485

    74h71 ic

    Abstract: No abstract text available
    Text: NATION AL SEMICOND {LOGIC} ÜEE D | bSD1125 .□□fc.37Dfl 5 | . 71 CO NN ECTIO N DIAGRAMS PINO UT A 54H/74H71 JK MASTER/SLAVE FLIP-FLOP With AND-OR Inputs D E S C R IP T IO N — The '71 is a high speed JK master/slave flip -flo p with AN D -O R gate inputs. The AND-OR gate inputs fo r entry in to the master sec­


    OCR Scan     		PDF bSD1125 37Dfl 54H/74H71 54/74H 74h71 ic