Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS164 PIN DIAGRAM Search Results

    74LS164 PIN DIAGRAM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-DSDMDB09MF-010 Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-010 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 10ft Datasheet
    CS-DSDMDB15MF-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB15MF-002.5 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft Datasheet
    CS-DSDMDB15MM-025 Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-025 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft Datasheet
    CS-DSDMDB25MM-010 Amphenol Cables on Demand Amphenol CS-DSDMDB25MM-010 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Male 10ft Datasheet
    CS-DSDMDB37MM-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB37MM-002.5 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Male 2.5ft Datasheet

    74LS164 PIN DIAGRAM Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74LS164 PIN DIAGRAM

    Abstract: 74LS164 LS164 4 inputs OR gate datasheet 4 inputs OR gate truth table 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN
    Text: SN54/74LS164 SERIAL-IN PARALLEL-OUT SHIFT REGISTER The SN54 / 74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous


    Original     		PDF SN54/74LS164 74LS164 74LS164 PIN DIAGRAM LS164 4 inputs OR gate datasheet 4 inputs OR gate truth table 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN

    74ls164

    Abstract: 74LS164 PIN DIAGRAM 74LS164 circuit 751A-02 LS164 SN54LSXXXJ SN74LSXXXD SN74LSXXXN
    Text: SN54/74LS164 SERIAL-IN PARALLEL-OUT SHIFT REGISTER The SN54 / 74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous


    Original     		PDF SN54/74LS164 74LS164 74LS164 PIN DIAGRAM 74LS164 circuit 751A-02 LS164 SN54LSXXXJ SN74LSXXXD SN74LSXXXN

    RMII PHY

    Abstract: ASIX ELECTRONICS CORPORATION AX88872 AX88873 AX88873P OC79
    Text: AX88873P 10/100BASE Dual Speed Repeater Controller 10/100BASE Dual Speed 8-Port Repeater Ver. 1.1 Features • • • • • • IEEE 802.3u repeater compatible Supports 8 10/100Mbps RMII I/F repeater ports Accompany with AX88872 to build a low cost dual


    Original     		PDF AX88873P 10/100BASE 10/100Mbps AX88872 AX88873P 10/100Mb 16-port 10Mbps RMII PHY ASIX ELECTRONICS CORPORATION AX88873 OC79

    MCS-96

    Abstract: 74LS165 8x9x mcs 96 programming how the shift operation 74LS05 74LS164 AB-46 8x9xbh
    Text: AP-468 APPLICATION BRIEF Serial Port Mode 0 8X9XBH KB KC KD RICHARD N EVANS APPLICATIONS ENGINEER February 1995 Order Number 272245-001 Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement of any patent or copyright for sale and use of Intel products except as provided in


    Original     		PDF AP-468 AB-46 MCS-96 74LS165 8x9x mcs 96 programming how the shift operation 74LS05 74LS164 AB-46 8x9xbh

    LED COL 2 pin

    Abstract: AX88850 AX88860 AX88875AP Cross referance
    Text: ASIX AX88875AP 10/100BASE Dual Speed Bripeater Controller ASIX AX88875AP 10/100BASE 5-Port Dual Speed “Bripeater” Controller Data Sheets 10/16/’00 Always contact ASIX for possible updates before starting a design. DOCUMENT NO. : AX875A-06.DOC This data sheets contain new products information. ASIX ELECTRONICS reserves the rights to modify the products


    Original     		PDF AX88875AP 10/100BASE AX875A-06 AX88875AP AX88875 AX88195 10Mbps AX88875A LED COL 2 pin AX88850 AX88860 Cross referance

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS164 8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTER Feature • • • Pin Configuration Gated Enable/Disable Serial Inputs Fully Buffered Clock and Serial Inputs Asynchronous Clear OUTPUTS Vcc Oh 14 13 12 11 10 Qh Qg Qf Qe CLEAR I Qf Qe CLEAR CLOCK


    OCR Scan     		PDF GD54/74LS164 1N916

    74LS164 PIN DIAGRAM

    Abstract: 74LS164 74LS164 circuit Frequency Generator 1MHz 1N3064 1N916 54LS 74LS 11-CLEAR
    Text: GD54/74LS164 8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTER Feature Pin Configuration • • G ated Enable/D isable Serial Inputs Fully B uffered Clock and Serial inputs • Asynchronous C lear OUTPUTS 14 Q„ Qg Qf 13 12 11 Qe CLEAR CLO CK FI FI 8 Description


    OCR Scan     		PDF GD54/74LS164 415ns, 1N3064 1N916 74LS164 PIN DIAGRAM 74LS164 74LS164 circuit Frequency Generator 1MHz 1N916 54LS 74LS 11-CLEAR

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS164 8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTER Feature Pin Configuration • G ated Enable/D isable Serial Inputs • Fully B uffered C lo ck and Serial Inputs • Asynchronous Clear OUTPUTS Vcc Qh Qq Q fQ e CLEAR 14 13 12 11 10 Qf Q e CLEAR r


    OCR Scan     		PDF GD54/74LS164 pul4LS164 1N916 0D0424

    TTL 74ls194

    Abstract: 74LS194 d92 02 74ls164 TTL 74194 74LS165 74198 pin diagram 74ls273 fairchild 74LS164 PIN DIAGRAM D173
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIG ITAL-TTL D170 54/74199 23 3 5 7 9 D171 54LS/74LS295, 54LS/74LS295A 6 16 18 20 22 2 3 4 D172 54/74194, 54S/74S194, 54LS/74LS194 5 2 li 3 4 5 6 7 PE Po Pi P2 P3 P4 P5 P6 P 7 J K := D > CP MR Qo Q l Û 2 Û3 O 4 Os 06 O 7


    OCR Scan     		PDF 54LS/74LS295, 54LS/74LS295A 54S/74S194, 54LS/74LS194 54LS/74LS164 QoD150 54LS/74LS298 /74LS395 /74LS273 /74LS374 TTL 74ls194 74LS194 d92 02 74ls164 TTL 74194 74LS165 74198 pin diagram 74ls273 fairchild 74LS164 PIN DIAGRAM D173

    74LS164

    Abstract: all gate ic data 74
    Text: 8 < > MOTOROLA SN54/74LS164 SERIAL-IN PARALLEL-OUT SHIFT REGISTER The S N 54/74LS 164 is a high speed 8-Bit Serial-ln Parallel-Out Shift Regis­ ter. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous


    OCR Scan     		PDF SN54/74LS164 54/74LS SN54/74LS164 74LS164 all gate ic data 74

    D172

    Abstract: TTL 74194 74179 74194 logic diagram 74194 pin diagram 74194 shift register 74198 ci 7495 74LS95 ttl 74199
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D170 54/74199 23 3 5 7 9 D171 54LS/74LS295, 54LS/74LS295A 6 16 18 20 22 2 3 4 D172 54/74194, 54S/74S194, 54LS/74LS194 5 2 li 3 4 5 6 7 PE Po Pi P2 P3 P4 P5 P6 P 7 J K := D > CP MR Qo Q l Û 2 Û3 O 4 Os 06 O 7


    OCR Scan     		PDF 54LS/74LS295, 54LS/74LS295A 54S/74S194, 54LS/74LS194 54LS/74LS164 54LS/74LS195 54LS/74LS295 54S/74S194 D172 TTL 74194 74179 74194 logic diagram 74194 pin diagram 74194 shift register 74198 ci 7495 74LS95 ttl 74199

    d92 02

    Abstract: D174 74LSS02 74ls175 pin diagram 74LS164 74LS266 D172 ttl 74175 74LS164 PIN DIAGRAM 74LS194
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL D93 54LS/74LS379 D94 9386, 74LS266, 54LS/74LS386 D95 54LS/74LS398 r ei fi r E5i r?i n Vcc 1 4 5 12 13 4 5 7 6 14 15 17 16 lOa I la lo b lib lo c lie lo d lid S CP Qa Qb 2 GND Vcc = Pin 20 GND = Pin 10 Vcc = Pin 16


    OCR Scan     		PDF 54LS/74LS379 74LS266, 54LS/74LS386 54LS/74LS398 54LS/74LS399 54LS/74LS574 54LS/74LSS02 O0D150 54LS/74LS298 /74LS395 d92 02 D174 74LSS02 74ls175 pin diagram 74LS164 74LS266 D172 ttl 74175 74LS164 PIN DIAGRAM 74LS194

    74164 14 PIN DIAGRAM

    Abstract: 74LS165 74198 ttl 74165 74166 93L38 74165 pin diagram 74194 shift register D171 D172
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D170 54/74199 23 3 5 7 9 D171 54LS/74LS295, 54LS/74LS295A 6 16 18 20 22 2 3 4 D172 54/74194, 54S/74S194, 54LS/74LS194 5 2 li 3 4 5 6 7 PE Po Pi P2 P3 P4 P5 P6 P 7 J K := D > CP MR Qo Q l Û 2 Û3 O 4 Os 06 O 7


    OCR Scan     		PDF 54LS/74LS295, 54LS/74LS295A 54S/74S194, 54LS/74LS194 54LS/74LS164 93L28 93L38 54LS/74LS170 54LS/74LS670 54LS/74LS173 74164 14 PIN DIAGRAM 74LS165 74198 ttl 74165 74166 74165 pin diagram 74194 shift register D171 D172

    Untitled

    Abstract: No abstract text available
    Text: 164 CONNECTION DIAGRAM PINOUT A b V 54/74164 o n > lr> . 54LS/74LS164 7 SERIAL-IN PARALLEL-OUT SHIFT REGISTER DESCRIPTION— The '164 is a high speed 8-bit serial-in parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with


    OCR Scan     		PDF 54LS/74LS164 54/74LS

    74164 truth table

    Abstract: LS164 74164 two 74164 74LS164 N74164N 74164 14 PIN DIAGRAM ttl 74164 74LS F169
    Text: 74164, LS164 Signetics Shift Registers 8-Blt Serial-ln Parallel-Out Shift Register Product Specification Logic Products FEATURES • • • • Gated serial Data inputs Typical shift frequency of 36MHz Asynchronous Master Reset Fully buffered Clock and Data


    OCR Scan     		PDF 36MHz 1N916, 1N3064, 500ns 74164 truth table LS164 74164 two 74164 74LS164 N74164N 74164 14 PIN DIAGRAM ttl 74164 74LS F169

    d92 02

    Abstract: ttl 7497 D187 D188 D190 D194 D195 D196 74LS377 74ls175 pin diagram
    Text: FAIRCHILD L O G IC /C O N N E C T IO N DIAGRAM S D IG ITAL-TTL D187 9397, 7497 D188 93167, 74167 0189 54LS/74LS173 9 10 11 — 0 CE 9 - CP 10— 0 Ez 1 2 - Gy k h IE 7 TC 3 4 Vcc = Pin 16 GND = Pin 8 Vcc = Pin 16 GND = Pin 8 D190 54LS/74LS375 Vcc = Pin 16


    OCR Scan     		PDF 54LS/74LS173 54LS/74LS375 54LS/74LS390 54LS/74LS393 hD150 54LS/74LS298 /74LS395 /74LS273 /74LS374 /74LS377 d92 02 ttl 7497 D187 D188 D190 D194 D195 D196 74LS377 74ls175 pin diagram

    74164 with ic PIN DIAGRAM

    Abstract: IC 74164 LS164 ic 74ls164 AND SPECIFICATIONS pin diagram of ic 74164
    Text: Signetics 7 4 1 6 4 , LS164 Shift Registers 8-Bit Serial-ln Parallel-Out Shift Register Product Specification Logic Products FEATURES • • • • Gated serial Data inputs Typical shift frequency of 36MHz Asynchronous Master Reset Fully buffered Clock and Data


    OCR Scan     		PDF LS164 36MHz 74LS164 36MHz LS164 1N916, 1N3064, 500ns 74164 with ic PIN DIAGRAM IC 74164 ic 74ls164 AND SPECIFICATIONS pin diagram of ic 74164

    74164PC

    Abstract: 74LS164PC
    Text: NA TIONAL SEMICOND -CL06IO OSE D | b S D U S B D0b3flSfl 2 | 1 6 4 f- Y - é - û f- û s ' CONNECTION DIAGRAM PINOUT A 54/74164 54LS/74LS164 SERIAL-IN PARALLEL-OUT SHIFT REGISTER DESCRIPTION— The '164 is a high speed 8-bit serial-in parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with


    OCR Scan     		PDF -CL06IO 54LS/74LS164 54/74LS 74164PC 74LS164PC

    74ls373 parallel port

    Abstract: d92 02 74175 ttl pin diagram 74198 74ls175 pin diagram 74198 ttl 74LS374 D172 D173 9z17
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D82 54LS/74LS78 D81 54LS/74LS541 V cc |S5| RSj FSI F7| F»l FS1 F5I Fä| F I jjjjj j j b SD SD J Q J C CP Q — e Q 5— 9 CP K >— 12 Q K CD CD LlI l i l LiJ L il L iT I U LzJ Ll I üü bsJ QNO 9 3 4 5 D85


    OCR Scan     		PDF 54LS/74LS541 54LS/74LS78 54LS/74LS168, 54LS/74LS169 54LS/74LS490 54LS/74LS373 54LS/74LS374 54LS/74LS256 /74LS573 93L34 74ls373 parallel port d92 02 74175 ttl pin diagram 74198 74ls175 pin diagram 74198 ttl 74LS374 D172 D173 9z17

    MUX 74157

    Abstract: 74157 mux 74153 mux mux 74153 74298 quad 2 in mux ttl 74157 TTL 74153 MUX 74151 pin diagram of 74153 74153 8bit
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T T L D154 54/74170, 54LS/74LS170, 54LS/74LS670 12 15 1 2 3 H I M Ew Dl Ü2 D156 54/74298, 54LS/74LS298 D155 9309, 93L09 12 11 10 D3 9 4 5 6 7 3 1 3 - So 5 - Ra 3 - Si 6 o o o ec UJ 7 N N 14 15


    OCR Scan     		PDF 54LS/74LS170, 54LS/74LS670 93L09 54LS/74LS298 93L22, 54S/74S157, 54LS/74LS157, 54S/74S158, 54LS/74LS158, 54S/74S257 MUX 74157 74157 mux 74153 mux mux 74153 74298 quad 2 in mux ttl 74157 TTL 74153 MUX 74151 pin diagram of 74153 74153 8bit

    20GND

    Abstract: 74198 74LS194
    Text: f t 03 w 00 cn 00 cn 00 cn w < n, c w x O c 1x3 x a -t*. CO to to cn cn CD to cn to h h h h h h h H H S h h h h h 4^ -p^ cn cn cn cn CO cn CO o CO o o o CO cn o O CO cn CO N Packag s Io CD CD CD r~ CO N r~ 05 CD CD CD r~ a> CD CO CD •t* i-vl CD CO CD -C^


    OCR Scan     		PDF 54LS/74LS194 S4LS/74LS299 54LS/74LS323 54LS/74LS273 54LS/74LS377 54LS/74LS378 20GND 74198 74LS194

    ci 74174

    Abstract: 7475 D flip-flop D flip-flop 74175 pin 74ls175 pin diagram 9374 74116 74175 ttl pin diagram 7477 D latch CI 74LS194 74174
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T TL 7 1 2 6 3 5 1 A R BO a A 2 b A 3 e d E l RBI e E 9 f 13 12 11 10 9 15 2 4 14 6 m Do M R TTTTTTTT 4 3 m i l Ao D147 54/74279, 54LS/74LS279 0146 9314, 93L14 D145 9370, 9374 So Qo 7 11 Da $3 V cc iwiEiEi[i3ii«inF5if»i


    OCR Scan     		PDF 93L14 54LS/74LS279 54LS/74LS75 93L08, 54LS/74LS77 /74LS573 93L34 54LS/74LS259 93L38 54LS/74LS170 ci 74174 7475 D flip-flop D flip-flop 74175 pin 74ls175 pin diagram 9374 74116 74175 ttl pin diagram 7477 D latch CI 74LS194 74174

    74LS164A

    Abstract: No abstract text available
    Text: TOSHIBA TC74HCT164AP/AF 8-Bit Shift Register S-ln, P-Out The TC74HCT164A is a high speed CMOS 8-BIT SERIAL-IN PARALLEL-OUT SHIFT REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


    OCR Scan     		PDF TC74HCT164AP/AF TC74HCT164A TC74HC/HCT 74LS164A

    Untitled

    Abstract: No abstract text available
    Text: / T T SGS-THOMSON M54HCT164 ^ 7 # [¡^OOi [iL[i©T^ 5 iO(gi_ M74HCT164 8 BIT SIPO SHIFT REGISTER • HIGHSPEED tpD = 20 ns (TYP.) AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 4 nA (MAX.) AT T a = 25 °C ■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS ■ BALANCED PROPAGATION DELAYS


    OCR Scan     		PDF M54HCT164 M74HCT164 54/74LS164 M54HC T164F1R 74HCT164M T164B1 74HCT164C1Rcapacitance 0054fcj43 M54/M74HCT164