A1619A
Abstract: b1241
Text: SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS SCBS180A-JUNE 1 9 9 2 - REVISED JULY 1994 Members of the Texas Instruments Wldebus+ Family State-of-the-Art EPIC-IlB™ BICMOS Design Significantly Reduces Power Dissipation Typical V q l p Output Ground Bounce
|
OCR Scan
|
PDF
|
SN54ABT32318,
SN74ABT32318
18-BIT
SCBS180A-JUNE
JESD-17
-32-mA
64-mA
80-Pin
fl1bl723
A1619A
b1241
|
Untitled
Abstract: No abstract text available
Text: SN54HC253, SN74HC253 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS _ SCLS133A-DECEMBER 1982 - REVISED JANUARY 1996 3-State Version of 'HC153 High-Current Inverting Outputs Drive up to 15 LSTTL Loads
|
OCR Scan
|
PDF
|
SN54HC253,
SN74HC253
SCLS133A-DECEMBER
HC153
300-mil
|
SN74ALVC16260
Abstract: No abstract text available
Text: SN74ALVC16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS252 - OCTOBER 1993 - REVISED MARCH 1994 * EPIC Enhanced-Performance Implanted CMOS Submicron Process DGQ OR DL PACKAGE (TOP VIEW) 1 2 55 j L E A 2 B 2B 3 [ 3 54 ] 2 B 4
|
OCR Scan
|
PDF
|
SN74ALVC16260
12-BIT
24-BIT
SCAS252
|
Untitled
Abstract: No abstract text available
Text: SN54AHC126, SN74AHC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS257B - DECEM BER 1995 - REVISED JUNE 1998 Operating Range 2-V to 5.5-V Vqc EPIC Enhanced-Performance Implanted CMOS Process High Latch-Up Immunity Exceeds 250 mA Per JEDEC Standard JESD-17
|
OCR Scan
|
PDF
|
SN54AHC126,
SN74AHC126
SCLS257B
JESD-17
300-mll
75S65
|
74ACT11181
Abstract: No abstract text available
Text: 74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR SCAS086 - D3200, OCTOBER 1989 - REVISED APRIL 1993 Inputs Are TTL-Voltage Compatible New Flow-Through Architecture Optimizes PCB Layout Center-PIn Vcc and GND Configurations Minimize High-Speed Switching Noise
|
OCR Scan
|
PDF
|
74ACT11181
SCAS086
D3200,
500-mA
|
Untitled
Abstract: No abstract text available
Text: SN54AHCT157, SN74AHCT157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS SCLS347 - MAY 1996 Inputs Are TTL-Voltage Compatible EPICTU Enhanced-Performance Implanted CMOS Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline
|
OCR Scan
|
PDF
|
SN54AHCT157,
SN74AHCT157
SCLS347
300-mll
SN54AHCT157
SN74AHCT157
|
TLC271
Abstract: j510 Tlc2711 271-BC
Text: TLC271, TLC271A, TLC271B LinCMOS PROGAMMABLE LOW-POWER OPERATIONAL AMPLIFIERS SLOS090A- NOVEMBER 1 9 8 7 - REVISED AUGUST 1994 Input Offset Voltage Drift. . . Typically 0.1 iV/Month, Including the First 30 Days Wide Range of Supply Voltages Over Specified Temperature Range:
|
OCR Scan
|
PDF
|
TLC271,
TLC271A,
TLC271B
SLOS090A-
SLQS090A-NOVEMBER
1987-R
TLC271
j510
Tlc2711
271-BC
|
AC11534
Abstract: No abstract text available
Text: 54AC11534,74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS D2957, JULY 1987 - REVISED APRIL 1933 Eight D-Type Flip-Flops in a Single Package 54AC11534 . . . JT PACKAGE 74AC11534 . . . DW OR NT PACKAGE TOP VIEW 3-State Bus Driving Inverting Outputs
|
OCR Scan
|
PDF
|
54AC11534
74AC11534
D2957,
500-mA
300-mil
54AC11534
74AC11534
AC11534
|
Untitled
Abstract: No abstract text available
Text: SN74ACT7882 2048 x 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS446-JUNE 1894 • Member of the Texas Instruments Widebus Family • Independent Asynchronous Inputs and Outputs • Read and Write Operations Can Be Synchronized to Independent System Clocks
|
OCR Scan
|
PDF
|
SN74ACT7882
SCAS446-JUNE
SN74ACT7881,
SN74ACT7884,
SN74ACT7811
50-pF
68-Pln
80-Pln
D0-D17
|
Untitled
Abstract: No abstract text available
Text: SN54AHCT138, SN74AHCT138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS _ S C L S 2 6 6 B - DECEM BER 1 9 9 5 - REVISED JULY <996 • • • • • Inputs Are TTL-Voltage Compatible EPIC Enhanced-Performance Implanted CMOS Process
|
OCR Scan
|
PDF
|
SN54AHCT138,
SN74AHCT138
300-mii
SN54AHCT138.
SN74AHCT138.
5CLS266B
|
