T80023
Abstract: No abstract text available
Text: jl L PRO D UCT NO. 95547- 41.91±0.1 i'} - i a — ^>1 VS/777777;J//J77/7JS7/?7//77777Tr/77/i7777T7% A B O V E P .C .B . RIG H T P U S H ROD TT 5 111 IHI- DIM.S HE- B E L O W P .C .B . L E F T P U S H ROD mot’ l code rev. A 8 C toterance unless otherwise specified
|
OCR Scan
|
PDF
|
95547NO.
VS/777777
J//J77/7JS7/
7//77777Tr/77/i7777T7%
T50QG2
T50098
T5Q216
T80023
/27/a*
27/gf
|
Untitled
Abstract: No abstract text available
Text: • PCB-to-PCB Applications • PCB Connectors W R-F S e r ie s P re fix {floating Type} '.2831 ' I \/ / / / ' / / / 2 ,2 1 4 to 9 157 to 354'1 4.25 42 .165 ■ : ’ 67; i~ CV7 77777T P 7? 3.25 (.1281 5 55 r"E S S S 2 3 Dim ension of C onnector C om binations
|
OCR Scan
|
PDF
|
77777T
|
sf 127d
Abstract: 127D IC51-1324-828 SN74ABT3611 D103E
Text: SN74ABT3611 64 x 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY SCBS127D - JULY 1992 - REVISED SEPTEMBER 1995 Free-Running CLKA and CLKB Can Be Asynchronous or Coincident 64 x 36 Clocked FIFO Buffering Data From Port A to Port B Mailbox-Bypass Register In Each Direction
|
OCR Scan
|
PDF
|
SN74ABT3611
SCBS127D
120-Pin
132-Pin
Q103E1S
sf 127d
127D
IC51-1324-828
D103E
|
ideall crystal oscillator in microcontroller
Abstract: No abstract text available
Text: DE | 25Mb324 DDDDSbl 1 • ~D0561 CRYSTAL SEM IC ON DU CT OR DI , i r — bm*b& I'rir tm m m a m sra m D CSZ5116 tm m àm& m mm m r , Semiconductor Corporation 16-Bit 50kHz Sampling A/D Converter Features General Description • . • Monolithic CMOS A/D Converter
|
OCR Scan
|
PDF
|
SS4b32M
CSZ5116
16-Bit,
50kHz
50kHz
-104dB
120mW
CSZ5112/CSZ5114
CSZ5116
ideall crystal oscillator in microcontroller
|
Untitled
Abstract: No abstract text available
Text: First Edition LCD M odule Technical Specification M ar4 ,2005 Final Revision Apr 13, 2012 C-51848N FQJ-LG-ACN TypeNo C ustom er STANDARD Custom er's Product No : - KYOCERA Display Corporation Approved: Teru0 Kuragane QUALITY ASSURANCE DIVISION
|
OCR Scan
|
PDF
|
C-51848N
-51848N
|
Untitled
Abstract: No abstract text available
Text: First Edition LCD M odule Technical Specification Mar 4 2005 Final Revision Apr 13, 2012 C - 5 1848N FJ -S LW -AD N Type NO C ustom er STANDARD Custom er's Product No : - KYOCERA Display Corporation Approved: Teru0 K u r a g a n e QUALITY ASSURANCE DIVISION
|
OCR Scan
|
PDF
|
1848N
-51848N
|
TA8122AF
Abstract: TA8123AF SFE10 TA8122AN TA8123AN sumida ift coil sumida IFT 10.7MHz FM r
Text: INTEGRATED T O SH IB A CIRCUIT TECHNICAL TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT DATA TA8122AN, TA8122AF TA8123AN, TA8123AF SILICON MONOLITHIC 3V AV/FM 1CHIP TUNER IC TA8122AN / AF and TA8123AN / AF are the A M /FM IC h ip Tuner ICs, w hich are designed for Portable Radios and 3V
|
OCR Scan
|
PDF
|
TA8122AN,
TA8122AF
TA8123AN,
TA8123AF
TA8122AN
TA8123AN
TA8123AF
SFE10
sumida ift coil
sumida IFT 10.7MHz
FM r
|
TC55V4376FF
Abstract: TC55V4376FF-100
Text: TO SH IBA TC55V4376FF-100,-83 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 131,072-WORD BY 36-BIT SYNCHRONOUS FLOW THROUGH STATIC RAM DESCRIPTION The TC55V4376FF is a 4,718,592-bit synchronous Flow through static random access memory SRAM organized as 131,072 words by 36 bits. It is designed for use as a secondary cache to support microprocessor
|
OCR Scan
|
PDF
|
TC55V4376FF-100
072-WORD
36-BIT
TC55V4376FF
592-bit
LQFP100-P-1420-0
|
Untitled
Abstract: No abstract text available
Text: TOSHIBA TC55V4336FFI-83 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 131,072-WORD BY 32-BIT SYNCHRONOUS FLOW THROUGH STATIC RAM DESCRIPTION The TC55V4336FFI is a 4,194,304-bit synchronous Flow through static random access memory SRAM organized as 131,072 words by 32 bits. It is designed for use as a secondary cache to support microprocessor
|
OCR Scan
|
PDF
|
TC55V4336FFI-83
TC55V4336FFI
304-bit
LQFP100-P-1420-0
|
Untitled
Abstract: No abstract text available
Text: TO SH IBA TC55V4376FF-100,-83 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 131,072-WORD BY 36-BIT SYNCHRONOUS FLOW THROUGH STATIC RAM DESCRIPTION The TC55V4376FF is a 4,718,592-bit synchronous Flow through static random access memory SRAM organized as 131,072 words by 36 bits. It is designed for use as a secondary cache to support microprocessor
|
OCR Scan
|
PDF
|
TC55V4376FF-100
TC55V4376FF
592-bit
I/032,
LQFP100-P-1420-0
|
Untitled
Abstract: No abstract text available
Text: H O L T E K H T G 6 1 2 0 r n r ^ 16 Channels Wavetable Synthesizer with uP Features • • • • • • • • • • • • • • • O p e ra tin g voltage: 4.5V~6.0V O p e r a tin g fre q u e n c y : 6 ~ 1 4 .3 1 8 M H z fo r cry sta l 36 b id ire ctio n a l I/O lines
|
OCR Scan
|
PDF
|
HTG6120
16-bit
|
82335
Abstract: intel 82230
Text: in te i 82335 SX HIGH-INTEGRATION INTERFACE DEVICE FOR 386 SX MICROPROCESSOR BASED PC-AT SYSTEMS • Operates with the 8 2 2 3 0 and 8 2 2 3 1 to Provide 1 0 0 % IBM ATtm Compatibility ■ ■ Optimized for 16 MHz and 2 0 MHz SX Microprocessor Based PC-AT
|
OCR Scan
|
PDF
|
386TM
82335
intel 82230
|
Untitled
Abstract: No abstract text available
Text: This document is not intended for viewing onscreen. It is best viewed when printed and read from paper. Depending on your printer, you may need to select “Shrink to Fit” in the print dialog to ensure that the document prints correctly. [AK9824] AS AH I KASEI
|
OCR Scan
|
PDF
|
AK9824]
AK9824
|
Untitled
Abstract: No abstract text available
Text: First Edition LCD M odule Technical Specification Jun. 20, 2011 Final Revision Apr. 10. 2012 T-55620G D 057JU -LW -A A N Type No. STANDARD C ustom er Custom er's Product No KYOCERA Display Corporation Approved. T os/xtyafet Okamoto QUALITY ASSURANCE DIVISION
|
OCR Scan
|
PDF
|
T-55620G
057JU
-55620G
10ing
|
|
|
Untitled
Abstract: No abstract text available
Text: First Edition LCD M odule Technical Specification M ar4 ,2005 Final Revision Apr 13, 2012 C -51850N FQ J-LG -A C N Type No. C ustom er STANDARD Custom er's Product No : - KYOCERA Display Corporation Approved: Teru° Kuragane QU A LITY A SSURANCE DIVISIO N
|
OCR Scan
|
PDF
|
-51850N
|
Untitled
Abstract: No abstract text available
Text: First Edition LCD M odule Technical Specification s ep 1,2005 Final Revision Apr 13, 2012 C -515 0 5 N FJ-S LG-AH N T ypeN o C ustom er STANDARD Custom er's Product No : - KYOCERA Display Corporation Approved: Teru0 Kuragane QUALITY ASSURANCE DIVISION
|
OCR Scan
|
PDF
|
-51505N
|
Untitled
Abstract: No abstract text available
Text: First Edition LCD M odule Technical Specification May 02 2007 Final Revision Apr. 10, 2012 T-51750G D065J-FW -AD N TypeNo C ustom er STANDARD Custom er's Product No : - KYOCERA Display Corporation Approved: T o s h iy u k i Okamoto QUALITY ASSURANCE DIVISION
|
OCR Scan
|
PDF
|
T-51750G
D065J-FW
065J-F
|
chn 4558 c
Abstract: chn 4558 sdc 2025 83 fkm 592 PEB 20850 CHN 612 diode PEB2095 2D55 ICL 2025 Siemens IEC MAU
Text: NOV 2 1 19» j Am2095 C Am2095 ISDN Burst Transceiver Circuit IBC Advanced Micro Devices Data Sheet TM 6/89 /- 11137 C/0 IMI» Dm: This Material Copyrighted By Its Respective Manufacturer July 1990 IBC Technical M anual 6/89 1. Introduction 1.1. Device Overview
|
OCR Scan
|
PDF
|
Am2095
222B323
chn 4558 c
chn 4558
sdc 2025
83 fkm 592
PEB 20850
CHN 612 diode
PEB2095
2D55
ICL 2025
Siemens IEC MAU
|
Untitled
Abstract: No abstract text available
Text: ^ Z ilß G P r e lim in ary P r o d u c t S pecificatio n Z85C80 SCSCI S e r ia l C o m m u n ic a t io n s A nd S m a l l c o m p u t e r in t e r f a c e FEATURES • Low power CMOS ■ Local Loopback and Auto Echo modes. ■ Two independent, 0 to 2.5M bit/second, full-duplex
|
OCR Scan
|
PDF
|
Z85C80
19-bit
14-bit
DC-2534-02
|
ic t805
Abstract: IMS T805-F20E inmos transputer inmos transputer T225 T425 T800 t225 Inmos t805 IMS T805-G20E MEMAD11
Text: SGS-THOMSON IMS T805E •HI 32-bit floating-point transputer - Extended temperature EATURES 32 bit architecture 50 ns internal cycle time 20 MIPS peak instruction rate 2.8 Mflops (peak) instruction rate Pin compatible with IMS T800 Floating Point Unit Debugging support
|
OCR Scan
|
PDF
|
T805E
32-bit
ic t805
IMS T805-F20E
inmos transputer
inmos transputer T225
T425
T800
t225
Inmos t805
IMS T805-G20E
MEMAD11
|
9517a
Abstract: No abstract text available
Text: <£2iLOB P r o d u c t S p e c if ic a t io n Z5380 SCSI SMALL COMPUTER SYSTEM INTERFACE FEATURES • Arbitration support Low power CMOS ■ DMA or programmed I/O data transfers ■ Asynchronous interface, supports 1.5 MB/s ■ Supports Normal or Block Mode DMA
|
OCR Scan
|
PDF
|
Z5380
40-pin
44-pin
500ns.
9517a
|
WD83C690
Abstract: WD83B692 WD83C691
Text: WD83C690 DESCRIPTION AND APPLICATION 1.0 DESCRIPTION AND APPLICATION The WD83C690 Ethernet LAN Controller ELC is a VLSI device designed to interface with networks such as Ethernet, Cheapernet, and StarLAN. Functionally similar to the National DP8390 device,
|
OCR Scan
|
PDF
|
WD83C690
WD83C690
--------------------------------------T54
-T63---------------
75VVDD
WD83B692
WD83C691
|
Untitled
Abstract: No abstract text available
Text: < £ > Z L G 5 P r o d u c t S pe c if ic a t io n Z5 3 C8 0 S m a l l C o m p u t er S y s t e m I nterface SCSI) FEATURES • DMA or programmed I/O data transfers ■ Direct SCSI bus interface with on-board 48 mA drivers ■ Arbitration support ■ Supports target and initiator roles
|
OCR Scan
|
PDF
|
Z53C80
44-pin
48-pin
|
Untitled
Abstract: No abstract text available
Text: ADE-203-199 A (Z) HM5221605 Series 65,536-word x 16-bit x 2-bank Synchronous Dynamic RAM Preliminary Rev. 0.1 Sep. 22, 1994 HITACHI All inputs and outputs are referred to the rising edge of the clock input. The HM5221605 is offered in 2 banks for improved performance.
|
OCR Scan
|
PDF
|
ADE-203-199
HM5221605
536-word
16-bit
HM5221605TT-20
HM5221605TT-17
HM5221605TT-15
400-mil
50-pin
|