D8905
Abstract: "printer controller"
Text: PRINTERS DESTINY TECHNOLOGY CORPORATION D8905 Page Printer Coprocessor • ■ ■ ■ ■ ■ ■ ■ ■ ■ Optimized For Intel i960 Processor Family 40960Sx, 80960Kx, 80960Cx Programmable Wait States For Various Memory and I/O Devices Supports Interleave Memory
|
Original
|
D8905
40960Sx,
80960Kx,
80960Cx)
16-Bit
32-bit
128-bit
8-/16-bit
"printer controller"
|
PDF
|
80960JD
Abstract: C6000 SPRU190 TMS320C6000 TMS320C6202 TMS320C6203C
Text: Application Report SPRA538B - August 2001 TMS320C6000 Expansion Bus to 80960Kx/Jx Microprocessor Interface Zoran Nikolic DSP Applications ABSTRACT This application report describes how to interface the Texas Instruments TI TMS320C6000 (C6000) digital signal processor (DSP) to the Intel 80960Kx/Jx
|
Original
|
SPRA538B
TMS320C6000
Intel80960Kx/Jx
TMS320C6000
C6000)
80960Kx/Jx
Intel80960
Intel80960Kx/Jx
80960JD
C6000
SPRU190
TMS320C6202
TMS320C6203C
|
PDF
|
transistor 778
Abstract: cpu 80960kx printer controller 80960SX Destiny d5001 D8905
Text: PRINTERS DESTINY TECHNOLOGY CORPORATION D5001 Page Printer Coprocessor • ■ ■ ■ ■ ■ ■ ■ ■ ■ Optimized For Intel i960 Processor Family 80960Sx, 80960Kx, 80960Jx and 80960Cx Supports Up to 1200 dpi Resolutions Band Processing Requires Less
|
Original
|
D5001
80960Sx,
80960Kx,
80960Jx
80960Cx)
D8905
transistor 778
cpu 80960kx
printer controller
80960SX
Destiny d5001
|
PDF
|
SPRU190
Abstract: TMS320C6000 80960JD C6000 TMS320C6202 TMS320C6000 SPRU190
Text: Application Report SPRA538B - August 2001 TMS320C6000 Expansion Bus to 80960Kx/Jx Microprocessor Interface Zoran Nikolic DSP Applications ABSTRACT This application report describes how to interface the Texas Instruments TI TMS320C6000 (C6000) digital signal processor (DSP) to the Intel 80960Kx/Jx
|
Original
|
SPRA538B
TMS320C6000
Intel80960Kx/Jx
TMS320C6000
C6000)
80960Kx/Jx
Intel80960
Intel80960Kx/Jx
SPRU190
80960JD
C6000
TMS320C6202
TMS320C6000 SPRU190
|
PDF
|
micro instruction set of I960 hx
Abstract: 80960CA 80960CF 80960HA 80960HD 80960HT 80960JA Intel i960
Text: Intel i960® Processors i960® Architecture Family Product Highlights • 32-bit register-based RISC core in all processors ■ Code compatibility across entire product line ■ Broad selection of price and performance levels ■ Ideal for networking and imaging
|
Original
|
32-bit
JT-100
USA/1001/500/IL11444
micro instruction set of I960 hx
80960CA
80960CF
80960HA
80960HD
80960HT
80960JA
Intel i960
|
PDF
|
80960JA
Abstract: 80960JD 80960JF A80960JD NG80960JD 132-lead 27248 intel packaging handbook 240800
Text: A PRELIMINARY 80960JD EMBEDDED 32-BIT MICROPROCESSOR • Pin/Code Compatible with all 80960Jx Processors ■ High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is 2x the Bus Clock — Load/Store Programming Model
|
Original
|
80960JD
32-BIT
80960Jx
80960JD
80960JA
80960JF
A80960JD
NG80960JD
132-lead
27248
intel packaging handbook 240800
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te i. 1.0 82961KA W Û T [P^EWOH operate in the non-impact printer environment; how ever, many of its features make it extremely wellsuited for other applications. The 82961 KA provides a direct interface between the Intel 80960Kx micro processor and system memory, communication
|
OCR Scan
|
82961KA
80960Kx
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 80960JS/JC 3.3 V Microprocessor Advance Information Datasheet Product Features • Pin/Code Compatible with all 80960Jx Processors ■ High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 80960JS lx the Bus Clock
|
OCR Scan
|
80960JS/JC
80960Jx
80960JS
80960JC
32-Bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: intJ. 2-MBIT 128K x 16, 256K x 8 LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY 28F200BL-T/B, 28F002BL-T/B m Low Voltage Operation for Very Low Power Portable Applications — Vcc = 3.0V-3.6 V • Automatic Power Savings Feature — 0.8 mA Typical Ice Active Current in
|
OCR Scan
|
28F200BL-T/B,
28F002BL-T/B
x8/x16
28F200BL-T,
28F200BL-B
16-bit
32-bit
28F002BL-T,
28F002BL-B
16-KB
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in tj 2-MBIT 128K x 16, 256K x 8 BOOT BLOCK FLASH MEMORY FAMILY 28F200BX-T/B, 28F002BX-T/B • x8/x16 Input/Output Architecture — 28F200BX-T, 28F200BX-B — For High Performance and High Integration 16-bit and 32-bit CPUs ■ x8-only Input/Output Architecture
|
OCR Scan
|
28F200BX-T/B,
28F002BX-T/B
x8/x16
28F200BX-T,
28F200BX-B
16-bit
32-bit
28F002BX-T
28F002BX-B
16-KB
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 80960RP 1.0 1.2 ABOUT THIS DOCUMENT Terminology In this document, the following terms are used: This data sheet contains ADVANCE INFORMATION about Intel’s i960 RP processor, including a func tional overview, mechanical data package signal locations and simulated thermal characteristics ,
|
OCR Scan
|
80960RP
80960RPâ
352-Lead
D1732Ã
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te i 1-MBIT 128K X 8 BOOT BLOCK FLASH MEMORY 2 8 F 0 0 1 B X -T /2 8 F 0 0 1 B X -B /2 8 F 0 0 1 B N -T /2 8 F 0 0 1 B N -B • High-Integration Blocked Architecture — One 8 KB Boot Block w/Lock Out — Two 4 KB Parameter Blocks — One 112 KB Main Block
|
OCR Scan
|
32-Pin
4flSbl75
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te l A28F400BX-T/B 4-MBIT 256K x16, 512K x8 BOOT BLOCK FLASH MEMORY FAMILY Automotive x8/x16 Input/Output Architecture — A28F400BX-T, A28F400BX-B — For High Performance and High Integration 16-bit and 32-bit CPUs Optimized High Density Blocked Architecture
|
OCR Scan
|
A28F400BX-T/B
x8/x16
A28F400BX-T,
A28F400BX-B
16-bit
32-bit
APA28F400BX-T90
APA28F400BX-B90
A28F200BX
|
PDF
|
132-Lead
Abstract: AD30/ako 451 960
Text: A E W Â N l ! DKIIF ß}[ü iflA 70® ß !0 in te l 80960J A /JF EMBEDDED 32-BIT MICROPROCESSOR High-Performance Embedded Architecture — One Instruction/Clock Execution — Load/Store Programming Model — Sixteen 32-Bit Global Registers — Sixteen 32-Bit Local Registers
|
OCR Scan
|
80960J
32-BIT
80960JAâ
80960JFâ
132-Lead
AD30/ako 451 960
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: P fö H y K ä M Ä G W in te i 80L960JA/JF 3.3V EMBEDDED 32-BIT MICROPROCESSOR 3.3 V Version o f the 80960JA/JF Processor Pin/Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Load/Store Programming Model
|
OCR Scan
|
80L960JA/JF
32-BIT
80960JA/JF
80960Jx
80L960JA
80L960JF
80L960JF-
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te i. 28F200BL-T/B, 28F002BL-T/B 2-MBIT 128K x 16, 256K x 8 LOW POWER BOOT BLOCK FLASH MEMORY FAMILY • Low Voltage Operation for Very Low Power Portable Applications — Vcc = 3.0V-3.6V ■ Expanded Temperature Range 20°C to +70°C ■ x8/x16 Input/Output Architecture
|
OCR Scan
|
28F200BL-T/B,
28F002BL-T/B
x8/x16
28F200BL-T,
28F200BL-B
16-bit
32-bit
28F002BL-T,
28F002BL-B
28F200B
|
PDF
|
28F001
Abstract: intel 28F001BXT
Text: in t e i, 28F001BX-T/28F001BX-B 1M 128K x 8 CMOS FLASH MEMORY • High Integration Blocked Architecture — One 8KB Boot Block w/Lock Out — Two 4KB Parameter Blocks — One 112KB Main Block ■ 10,000 Erase/Program Cycles Minimum Per Block ■ Simplified Program and Erase
|
OCR Scan
|
28F001BX-T/28F001BX-B
112KB
32-Lead
28F001BX
28F001
intel 28F001BXT
|
PDF
|
3165* intel
Abstract: 82360SL intel 80386SL twc np 6001 28f200 tsop intel 28f200bx 28F002BX 28F002BX-B 28F002BX-T 28F200BX
Text: INTEL CORP HEHORY/PLD/ SbE D • 4fl2bl?b 007bBS3 flTb m i T L Z 0M lF K ß ! ilÄ T 0®If!!] in te l 'T W o 'K V ¿ k 28F200BX-T/B, 28F002BX-T/B 2 MBIT (128K x 16, 256K x 8 BOOT BLOCK FLASH MEMORY FAMILY x8/x16 Input/Output Architecture — 28F200BX-T, 28F200BX-B
|
OCR Scan
|
46Ebl7b
QQ7b353
28F200BX-T/B,
28F002BX-T/B
x8/x16
28F200BX-T,
28F200BX-B
16-bit
32-bit
28F002BX-T
3165* intel
82360SL
intel 80386SL
twc np 6001
28f200 tsop
intel 28f200bx
28F002BX
28F002BX-B
28F200BX
|
PDF
|
intel CORE i3 instruction set
Abstract: intel packaging handbook 240800
Text: 80960JA/JF/JD/JT 3.3 V Embedded 32Bit Microprocessor Preliminary Datasheet Product Features • Pin/Code Compatible with all 80960Jx Processors ■ High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 80960JA/JF lx the Bus Clock
|
OCR Scan
|
80960JA/JF/JD/JT
32Bit
80960Jx
80960JA/JF
80960JD
80960JT
32-Bit
80960JA
80960JF/JD
intel CORE i3 instruction set
intel packaging handbook 240800
|
PDF
|
i960RP
Abstract: No abstract text available
Text: i960 1.0 ABOUT THIS DOCUMENT 1.2 This data sheet contains advance inform ation about Intel’s i960 RP I/O processor at 5 Volts referred to as 80960R P 33/5.0 , including a fu n ctio n a l overview, m echanical data (package signal locations and simulated therm al characteristics), targeted electrical
|
OCR Scan
|
80960R
80960RP
i960RP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ß R IH L D ß ilD IM D O T r in te i 80960JD EMBEDDED 32-BIT MICROPROCESSOR Pin/Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is 2x the Bus Clock — Load/Store Programming Model
|
OCR Scan
|
80960JD
32-BIT
132-Lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY 80960J A/JF EMBEDDED 32-BIT MICROPROCESSOR • Pin/Code Compatible with all 80960Jx Processors ■ ■ High Bandwidth Burst Bus — 32-Bit Multiplexed Address/Data — Programmable Memory Configuration — Selectable 8-, 16-, 32-Bit Bus Widths
|
OCR Scan
|
80960J
32-BIT
80960Jx
80960JA
80960JF
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 2-MBIT 128K x 16, 256K x 8 LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY 28F200BL-T/B , 28F 002B L-T/B • SRAM-Compatible Write Interface ■ Low Voltage Operation for Very Low Power Portable Applications — VCc - 3.0V-3.6V ■ Automatic Power Savings Feature
|
OCR Scan
|
28F200BL-T/B
x8/x16
28F200BL-T,
28F200BL-B
16-bit
32-bit
28F002BL-T,
28F002BL-B
16-KB
96-KB
|
PDF
|
k 4431
Abstract: No abstract text available
Text: in te i 28F200BX-T/B, 28F002BX-T/B 2 MBIT 128K x 16,256K x 8 BOOT BLOCK FLASH MEMORY FAMILY x6/x16 Input/Output Architecture — 28F200BX-T, 28F200BX-B — For High Performance and High Integration 16-bit and 32-bit CPUs Very High-Performance Read — 60/80 ns Maximum Access Time
|
OCR Scan
|
28F200BX-T/B,
28F002BX-T/B
x6/x16
28F200BX-T,
28F200BX-B
16-bit
32-bit
28F002BX-T
28F002BX-B
E28F002BX-60
k 4431
|
PDF
|