INTEL I386
Abstract: 10BASE2 10BASE5 82596DX 82596SX CRC-32 LFSR 10Broad36 SX310
Text: 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Y Performs Complete CSMA CD Medium Access Control MAC Functions Independently of CPU IEEE 802 3 (EOC) Frame Delimiting Y Supports Industry Standard LANs IEEE TYPE 10BASE-T (TPE) IEEE TYPE 10BASE5 (Ethernet )
|
Original
|
82596DX
82596SX
32-BIT
10BASE-T
10BASE5
10BASE2
10BASE-F
82596SX
INTEL I386
10BASE2
10BASE5
CRC-32 LFSR
10Broad36
SX310
|
PDF
|
Bck 2801
Abstract: TB 2929 H alternative 0/TRANSFORMER bck 2801 10BASE2 10BASE5 386TM 82596DX 82596SX intel DOC 10Broad36
Text: 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting ■ Supports Industry Standard LANs — IEEE TYPE 10BASE-T (TPE),
|
OCR Scan
|
82596DX
82596SX
32-BIT
10BASE-T
10BASE5
10BASE2
10BASE-F
32-Bit
Bck 2801
TB 2929 H alternative
0/TRANSFORMER bck 2801
10BASE2
10BASE5
386TM
intel DOC
10Broad36
|
PDF
|
dsc 8d15
Abstract: No abstract text available
Text: 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting ■ Supports Industry Standard LANs — IEEE TYPE 10BASE-T (TPE),
|
OCR Scan
|
82596DX
82596SX
32-BIT
10BASE-T
10BASE5
10BASE2
10BASE-F
32-Bit
dsc 8d15
|
PDF
|
ku INTEL
Abstract: INTEL CORPORATION 29021 IEEE bus data 6
Text: inlel P f ö K L O G Ü f lO IM ß W 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting
|
OCR Scan
|
82596DX
82596SX
32-BIT
16-/32-Bit
66-MB/s
33-MHz
128-Byte
64-Byte
32-Blt
132-Pin
ku INTEL
INTEL CORPORATION
29021
IEEE bus data 6
|
PDF
|
example manchester
Abstract: 82521TA 82596CA 82596DX 82596SX txc 20MHz
Text: PRBy&flONÂimr Intel* 82521TA TWISTED PAIR ETHERNET* SERIAL SUPERCOMPONENT Directly Interfaces Intel Ethernet LAN Controllers — 82586 — 82590 — 82592 — 82596SX, 82596DX, 82596CA No Configuration or Adjustment Required Satisfies FCC Class A Standards FCC
|
OCR Scan
|
82521TA
82596SX,
82596DX,
82596CA
47CFR,
36-Pin,
82521TA
example manchester
82596CA
82596DX
82596SX
txc 20MHz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te i 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Perform s Com plete C SM A/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting High-Performance 16-/32-B it Bus
|
OCR Scan
|
82596DX
82596SX
32-BIT
16-/32-B
33-MHz
128-Byte
64-Byte
10BASE-T
10BASE5
10BASE2
|
PDF
|
scr tic 1160
Abstract: Cote Micro Technique 01BS2
Text: in t é l 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting Supports Industry Standard LANs — IEEE TYPE 10BASE-T (TPE),
|
OCR Scan
|
82596DX
82596SX
32-BIT
16-/32-Bit
66-MB/s
33-MHz
128-Byte
64-Byte
132-Pin
scr tic 1160
Cote Micro Technique
01BS2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: in te i 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Perform s C om plete C S M A /C D Medium Access Control MAC Functions— Independently o f CPU — IEEE 802.3 (EOC) Fram e Delimiting Supports Industry Standard LANs — IEEE TYPE 10BASE-T (TPE),
|
OCR Scan
|
82596DX
82596SX
32-BIT
10BASE-T
10BASE5
10BASE2
10BASE-F
16-/32-B
128-Byte
64-Byte
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ¡n ie l 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting Supports Industry Standard LANs
|
OCR Scan
|
82596DX
82596SX
32-BIT
10BASE-T
10BASE5
10BASE2
10BASE-F
16-/32-Bit
82596DX/SX
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting ■ Supports Industry Standard LANs
|
OCR Scan
|
82596DX
82596SX
32-BIT
10BASE-T
10BASE5
10BASE2
10BASE-F
82596DX/SX
82596DX/SX
|
PDF
|
TB 2929 H alternative
Abstract: No abstract text available
Text: 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting ■ Supports Industry Standard LANs — IEEE TYPE 10BASE-T (TPE),
|
OCR Scan
|
82596DX
82596SX
32-BIT
10BASE-T
10BASE5
10BASE2
10BASE-F
32-Bit
TB 2929 H alternative
|
PDF
|
ethernet mac TO HDLC
Abstract: 29021 Bck 2801
Text: inte P^IlLlMIQMÂtËSV 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR High-Performance 32-Bit Bus Master Interface — 66-MB/s Bus Bandwidth — 33-MHz Clock, Two Clocks Per Transfer — Bus Throttle Timers — Transfers Data at 100% of Serial
|
OCR Scan
|
82596DX
82596SX
32-BIT
66-MB/s
33-MHz
128-Byte
64-Byte
132-Pin
ethernet mac TO HDLC
29021
Bck 2801
|
PDF
|
h2596
Abstract: SC25D 596S SC-25D
Text: in te i 82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting ■ Supports Industry Standard LANs
|
OCR Scan
|
82596DX
82596SX
32-BIT
16-/32-Bit
66-MB/s
33-MHz
128-Byte
64-Byte
132-Pin
h2596
SC25D
596S
SC-25D
|
PDF
|
DP83932
Abstract: EISA9032 lh 9032 intel 82596 fci dh 22 T35 12H ix031 LA23-LA13 9010 plx LHi 954
Text: EISA 9032 T •CHNOLOBV^ EISA Bus Master Interface Chip Intel 82596 Mode APRIL 1993 Patent Pending_ Features_ General Description_ • EISA Bus Master Interface Chip containing all The EISA 9032 is an EISA bus master chip which can be
|
OCR Scan
|
82596CA
DP83932
EISA9032
lh 9032
intel 82596
fci dh 22
T35 12H
ix031
LA23-LA13
9010 plx
LHi 954
|
PDF
|
|
"network interface controller"
Abstract: intel 82596
Text: P L X TECHNOLOGY CORP MbE D • bôSSlMT ODOGISb S H P L X 7=52-33-55 T ■ C H N BUS MASTER INTERFACE ICs PRODUCT DESCRIPTION GUIDE September 1991 PLX Technology, Inc., 1991 PLX Technology, Inc., 625 Clyde Avenue, Mountain View, CA 94043 415 960-0448 FAX (415) 960-0479
|
OCR Scan
|
00DD1
128-pin
"network interface controller"
intel 82596
|
PDF
|
9020
Abstract: intel 82596
Text: P L X TECHNOLOGY CORP 32E D • böSSm^ Q DD Q1 37 T *P L X T -5 2 -3 3 -5 5 EISA 9020 T ■ C H N O L O O V S' EISA Bus Master interface Chip for Intel 82596 LAN Controller Preliminary DECEMBER 1990 Features General Description EISA Bus Master Interface for
|
OCR Scan
|
T-52-33-55
128-pin
9020
intel 82596
|
PDF
|
ZX-01
Abstract: T48I QD004
Text: P L X TECHNOLOGY CORP SSE D • bfi5514R D00ÜM13 'ÎSE mPLX EISA 9020BV T T 5 2 . '3 3 - 5 5 EISA Bus Master Interface Chip fo r Intel 82596 LAN Controller APRIL 1992 Patent Pending_ Features_ General Description_
|
OCR Scan
|
bfi5514R
9020BV
82596CA/SX/DX
9020BV
128-pin
ZX-01
T48I
QD004
|
PDF
|
T76B
Abstract: nad 116 intel 82596 CA1X 00D050 microchannel 1391P
Text: P L X TECHNOLOGY CORP S2E » • b asim i 0 0 Q 0 4 ÔÔ asa » p l x MC 9020 December 1991 Micro Channel Bus Master Interface Chip _ for Intel 82596 Ethernet Controller " r -S :x ~ 3 3 -S > S Features_ General Description_
|
OCR Scan
|
128-pin
T76B
nad 116
intel 82596
CA1X
00D050
microchannel
1391P
|
PDF
|
82395DX
Abstract: 82395 80287 coprocessor architecture CA 5668 5665IN bem 69a ir 548h 82396sx
Text: in te i 82396SX SMART CACHE Optim ized ln te l 3 8 6 TM SX M icroprocessor Com panion Integrated 16 KB Data RAM 16-Byte Line Size 4 Way SET Associative w ith Pseudo LRU A lgorithm W rite B u ffe r A rch itectu re Dual Bus A rchitecture — Snooping M aintains Cache
|
OCR Scan
|
82396SX
82396SX)
16-bit
386TM
82395DX
82395
80287 coprocessor architecture
CA 5668
5665IN
bem 69a
ir 548h
|
PDF
|
RJ 45 ISO 8877
Abstract: 82521TB 82592 29025 1cdt
Text: [ p f ô iy O Ü ÏI D I M G W I n t e l' 82521TB TWISTED PAIR ETHERNET* SERIAL SUPERCOMPONENT Provides Complete Serial and Analog Twisted Pair Ethernet Interface — Analog Filters — Serial Interface and Transceiver — Manchester Encoder and Decoder — Link Integrity
|
OCR Scan
|
82521TB
10BASE-T
3I/D10)
10-Mb/s
82596CA,
82596DX,
82596SX
82521TA
36-Pin
82521TB
RJ 45 ISO 8877
82592
29025
1cdt
|
PDF
|
H 9032
Abstract: SA3000
Text: EISA 9032 T% APRIL 1993 EISA Bus Master Interface Chip Intel 82596 Mode Patent Pending_ Features_ General Description_ * EISA Bus Master Interface Chip containing all The EISA 9032 is an EISA bus master chip which can be
|
OCR Scan
|
82596C
H 9032
SA3000
|
PDF
|
82596dx
Abstract: 29022
Text: PRBOifflONMV Intel* 82521TA TWISTED PAIR ETHERNET* SERIAL SUPERCOMPONENT Provides Complete Serial and Analog Twisted Pair Ethernet Interface — Analog Filters — Serial Interface and Transceiver — Manchester Decoder — Isolation Transformers — Protection Circuitry
|
OCR Scan
|
82521TA
82596SX,
82596DX,
82596CA
47CFR,
36-Pin,
82521TA
82596dx
29022
|
PDF
|
82596-PORT
Abstract: 9020 ttl AT9020 B3551 intel bios chip 8 pin detail
Text: P L X TECHNOLOGY C0RP SEE D • bôssm s 00003öS Ibfl H P L X AT 9020 NOVEMBER 1991 AT ISA Bus Master Interface Chip _for Intel 82596 Ethernet Controller 1 ^ 5 ^ -3 3 -3 5 Features_ General Description_
|
OCR Scan
|
-90X0
Page-27-
AT9020
7-sa-33
128-pin
82596-PORT
9020 ttl
B3551
intel bios chip 8 pin detail
|
PDF
|
GD404
Abstract: A23-A17 intel bios chip 8 pin detail 9020
Text: P L X TECHNOLOGY SEE CORP bflssm s D 00003ÖS I b ê IPLX AT 9020 T a CHNOL O 0 V AT ISA Bus Master Interface Chip for Intel 82596 Ethernet Controller NOVEMBER 1991 • ^ -5 ^ -3 3 -3 5 General Description Features The AT 9020 is designed to provide the most compact,
|
OCR Scan
|
128-pin
AT9020
GD404
A23-A17
intel bios chip 8 pin detail
9020
|
PDF
|