Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    89TSF500 Search Results

    89TSF500 Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    89TSF500BR Integrated Device Technology SWITCH FABRIC 1.8V 1517FCBGA Original PDF

    89TSF500 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    VAA33

    Abstract: 3 pins LDR Datasheet am2 heat sink mechanism -intel AM2 Processor Functional Data Sheet amkor flip LOGO AM2 AA36 ZSF200
    Text: 89TSF500 Switch Fabric Data Sheet Preliminary Information* Description Variable length CSIX payload up to 132 bytes that supports any type of traffic. ◆ Virtual output queues (VOQs) in the ingress direction that eliminate head-of-line blocking. The 256 unicast VOQs


    Original
    89TSF500 89TSF500s. 1517-pin 89TSF500BL VAA33 3 pins LDR Datasheet am2 heat sink mechanism -intel AM2 Processor Functional Data Sheet amkor flip LOGO AM2 AA36 ZSF200 PDF

    VAA33

    Abstract: AA36 ZSF200
    Text: Switch Fabric Data Sheet 89TSF552 Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.


    Original
    89TSF552 OC-192. 89TSF 1517-pin 89TSF552BL VAA33 AA36 ZSF200 PDF

    Untitled

    Abstract: No abstract text available
    Text: Traffic Manager Data Sheet 89TTM552 Preliminary Information* Description The 89TTM55x Traffic Manager chipset consists of a 89TTM552 aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x Traffic Manager manages bandwidth resources by shaping traffic to


    Original
    89TTM552 89TTM55x 89TTM553 89TTM55x 89TTM552, 1192-pin 89TTM552BL PDF

    Untitled

    Abstract: No abstract text available
    Text: 89TSF552 Switch Fabric Data Sheet Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.


    Original
    89TSF552 OC-192. 89TSF 1517-pin 89TSF552BL PDF

    bap21

    Abstract: 89TTM553 ZTM200 BAT23 BAU21
    Text: Traffic Manager Data Sheet 89TTM552 Preliminary Information* Description The 89TTM55x Traffic Manager chipset consists of a 89TTM552 aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x Traffic Manager manages bandwidth resources by shaping traffic to


    Original
    89TTM552 89TTM55x 89TTM553 89TTM55x 89TTM552, 89TTM552 bap21 ZTM200 BAT23 BAU21 PDF

    VAA33

    Abstract: cos v21 l10 aw26
    Text: Switch Fabric Data Sheet 89TSF552 Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.


    Original
    89TSF552 89TSF5xx 89TSF500 89TSF552 89TSF500 1517-pin VAA33 cos v21 l10 aw26 PDF

    VAA33

    Abstract: ZSF200 AA36
    Text: Switch Fabric Data Sheet Description 89TSF5xx Features Up to 32 switch ports, with 24 Gbps available per switch port. Variable length CSIX payload up to 132 bytes that supports any type of traffic. ◆ Virtual output queues (VOQs) in the ingress direction that


    Original
    89TSF5xx 1517-pin 89TSF500BR VAA33 ZSF200 AA36 PDF

    VAA33

    Abstract: cos v21 l10
    Text: Switch Fabric Data Sheet Description Variable length CSIX payload up to 132 bytes that supports any type of traffic. ◆ Virtual output queues (VOQs) in the ingress direction that eliminate head-of-line blocking. The 256 unicast VOQs provide: – A maximum of 32 ports with 8 CoS, or


    Original
    89TSF500 89TSF5xx 89TSF552 89TSF500s. 89TSF500 1517-pin 89TSF500BR VAA33 cos v21 l10 PDF

    vco 17.500mhz

    Abstract: No abstract text available
    Text: Traffic Manager Data Sheet 89TTM552 Preliminary Information* Description The 89TTM55x Traffic Manager chipset consists of a 89TTM552 aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x Traffic Manager manages bandwidth resources by shaping traffic to


    Original
    89TTM552 89TTM55x 89TTM552 89TTM553 89TTM552, vco 17.500mhz PDF

    Untitled

    Abstract: No abstract text available
    Text: 89TTM552 Traffic Manager Data Sheet Preliminary Information* Description The 89TTM55x Traffic Manager chipset consists of a 89TTM552 aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x Traffic Manager manages bandwidth resources by shaping traffic to


    Original
    89TTM552 89TTM55x 89TTM553 89TTM55x 89TTM552, 1192-pin 89TTM552BL PDF