Fuse-Programmable controller
Abstract: amd am2 pin diagram am29pl141 am2112 VC734 AM29L
Text: Am29114 Real-Tim e Interrupt Controller AD VANC E IN FO R M A TIO N > 3 DISTINCTIVE CHARACTERISTICS to <£> V ector Outputs O utput is binary code fo r th e highest priority un-m asked interrupt request. O n-Chip Prioritization O nly interrupts having higher priority than th e highest
|
OCR Scan
|
PDF
|
Am29114
interru801)
AIS-RRD-11M-6/86-0
Fuse-Programmable controller
amd am2 pin diagram
am29pl141
am2112
VC734
AM29L
|
29114
Abstract: microsequencer
Text: Am29114 Am29114 Real-Time Interrupt Controller A D V A N C E D j IN FO RM ATIO N DISTINCTIVE CHARACTERISTICS Accepts 8 Interrupt Input* Interrupts may be pulses or levels and they are stored internally. • Built-In In-Service Reglater • Vectored Output
|
OCR Scan
|
PDF
|
Am29114
Am29112
BD001940
5190A
29114
microsequencer
|
Untitled
Abstract: No abstract text available
Text: Am 29332 32-Bit Arithmetic Logic Unit • Single Chip, 32-Bit ALU Supports 8 0 -9 0 ns m icrocycle tim e fo r the 32-bit data path. It is a com binatorial ALU with equal cy cle tim e fo r all instructions. Flow -through A rchitecture A com binatorial ALU with tw o input data ports and
|
OCR Scan
|
PDF
|
32-Bit
32-bit
WF023691
Y0-Y31
|
Am29130 16 to 30 Bit Shift Register
Abstract: Fuse-Programmable PROM tc004050 am29516 Am28130 Fuse-Programmable controller LHD-14 Am29130 ZD15L
Text: // Am 2 9 1 3 0 16-Bit Barrel Shifter PR ELIM IN A R Y ' £ '& l / ‘ > i DISTINCTIVE CHARACTERISTICS • • Powerful Shifter - Shifts or rotates left/right with a two's-complement or a sign-magnitude shift count. Bit Insertion - Inserts a fill bit depending on the position from the
|
OCR Scan
|
PDF
|
Am29130
16-Bit
16n-bit
AIS-RRD-9M-3/87-0
Am29130 16 to 30 Bit Shift Register
Fuse-Programmable PROM
tc004050
am29516
Am28130
Fuse-Programmable controller
LHD-14
ZD15L
|
am29325
Abstract: H-14 AM29325GC WF023740 ScansUX970 TB000640
Text: Am29325 32-Bit Floating-Point Processor • Single VLSI device performs high-speed floating-point arithmetic - Floating-point addition, subtraction, and multiplication in a single clock cycle - Internal architecture supports sum-of-products, Newton-Raphson division
|
OCR Scan
|
PDF
|
Am29325
32-Bit
32-bit,
16-bit
WF023790
WF023800
WF023810
16-Bit,
H-14
AM29325GC
WF023740
ScansUX970
TB000640
|
d82L
Abstract: ir3104
Text: Am29332 DISTINCTIVE CHARACTERISTICS • • • Single Chip, 32-Bit ALU S upports 8 0 -9 0 ns m icrocycle tim e for the 32-bit data path. It is a com binatorial ALU w ith equal cy cle tim e fo r all instructions. Flow -through A rchitecture A com binatorial ALU with tw o input data ports and
|
OCR Scan
|
PDF
|
Am29332
32-Bit
WF023691
5000000O0OOOOT'
WF023700
WF023710
d82L
ir3104
|
TC001107
Abstract: Modified Booth Multipliers DB21 OA10 OA21 block diagram 8 bit booth multiplier am29c332
Text: Am29C332 CMOS 32-Bit Arithmetic Logic Unit ADVANCE INFORMATION Supports All Data Types It supports one-, two-, three- and four-byte data for all operations and variable-length fields for logical operations. Multiply and Divide Support Built-in hardware to support tw o-bit-at-a-tim e m odi
|
OCR Scan
|
PDF
|
Am29C332
32-Bit
80-ns
64-Bit
da0-da31,
TC001107
Modified Booth Multipliers
DB21
OA10
OA21
block diagram 8 bit booth multiplier
|
lzl 24h
Abstract: pioneer PAL 007 A CNC DRIVES ford EEC V pioneer PEG 468 AM27S43 AM29300 am29325 Am29434 YA11
Text: a 32-Bit Microprosrammable Products Am29C300/29300 1 9 8 8 D ata B o o k Advanced Micro D e v ic e s a Advanced Micro Devices Am29C300/29300 Data Book 1988 Advanced Micro Devices Advanced Micro Devices reserves the right to make changes in its products without
|
OCR Scan
|
PDF
|
32-Bit
Am29C300/29300
B-33M-1/88-0
9372A
lzl 24h
pioneer PAL 007 A
CNC DRIVES
ford EEC V
pioneer PEG 468
AM27S43
AM29300
am29325
Am29434
YA11
|
AM29331
Abstract: Am29300 ScansUX970 AM29331GC
Text: Am29331 16-Bit Microprogram Sequencer DISTINCTIVE CHARACTERISTICS 16-Bits Address up to 64K Words Supports 80-90 ns microcycle time for a 32-bit highperformance system when used with the other members of the Am29300 Family. Real-Time Interrupt Support Micro-trap and interrupts are handled transparently
|
OCR Scan
|
PDF
|
Am29331
16-Bit
16-Bits
32-bit
Am29300
WF024770
WF024780
ScansUX970
AM29331GC
|
AM29C323
Abstract: AM29C323GC A7 p25 T14X3 CGX169 Y0-Y31 32x32 Multiplier 65A15 PW1232 32-bit adder
Text: Am29C323 CMOS 32-Bit Parallel Multiplier PRELIMINARY • • • • • 32-Bit Three-Bus Architecture - The device has tw o 32-bit input ports and one 32-bit output port with clocked multiply time of 100 ns Speed Selects - 80- and 55-ns speed-select parts
|
OCR Scan
|
PDF
|
Am29C323
32-Bit
55-ns
WF022960
WF022990
AM29C323GC
A7 p25
T14X3
CGX169
Y0-Y31
32x32 Multiplier
65A15
PW1232
32-bit adder
|
yd 803 ic
Abstract: yd 803 a yd 803 ou equivalent
Text: NOV 2 1 j g j f Am 29Cl17 16-Bit CMOS Microprocessor > 3 M <0 DISTINCTIVE CHARACTERISTICS • • • • Instruction Set is identical to the Am29C1t6 - The Am29C117 has an identical architecture and instruction set with the exception of the two-port I/O structure and the additional Two-Address Immediate
|
OCR Scan
|
PDF
|
29Cl17
16-Bit
Am29C117-2
Am29C1t6
Am29C117
68-Lead
yd 803 ic
yd 803 a
yd 803 ou equivalent
|
AM29C10
Abstract: No abstract text available
Text: Am29C332 CM O S 32-Bit Arithmetic Logic Unit ADVANCE INFO R M ATIO N Single Chip, 32-B it ALU Standard product supports 110 ns microcycle time for th e 32-bit data path. It is a com binatorial ALU with equal cycle tim e for all instructions. Speed S elect supports 80-ns system cycle tim e
|
OCR Scan
|
PDF
|
Am29C332
32-Bit
80-ns
WF023691
F023700
AM29C10
|
Am29337
Abstract: No abstract text available
Text: Am29337 16-Bit Bounds Checker Double Comparator Out-of-Bounds Flag - C om pares a 16-bit input num ber with a low er lim it and an upper limit - Flags values th a t are outside the bounds of a lower and an upper limit Cascadable Compares Signed or Unsigned Numbers
|
OCR Scan
|
PDF
|
Am29337
16-Bit
28-Pin
WF023040
ICR00480
|
programmable pipeline microcode memory
Abstract: Am2942 branch conditional unconditional instruction cmux CCCN 10MHz
Text: ZU 6ZU 1V Am29112 A High-Performance 8-Bit Slice Microprogram Sequencer DISTINCTIVE CHARACTERISTICS Expandable 8-bit Slice, cascadable up to 16-bits Deep stack A 33 deep on-chip stack is used for subroutine link age, interrupt handling and loop control.
|
OCR Scan
|
PDF
|
Am29112
16-bits
16-bit
Am2B112
3657A
programmable pipeline microcode memory
Am2942
branch conditional unconditional instruction
cmux
CCCN 10MHz
|
|
SD4028
Abstract: AM29331 AM29C323 Am29337 Am29325 AM29114 bit-slice ScansUX970 am29c332
Text: Am29337 ÎI 16-Bit Bounds Checker • Double Comparator - Compares a 16-bit input number with a lower limit and an upper limit Cascadable - 16-bit cascadable to longer words Out-of-Bounds Flag - Flags values that are outside the bounds of a lower and an upper limit
|
OCR Scan
|
PDF
|
Am29337
16-Bit
28-Pln
KS000010
SD4028
AM29331
AM29C323
Am29325
AM29114
bit-slice
ScansUX970
am29c332
|
Wiring Diagram ford s max
Abstract: Wiring Diagram ford c max Am29C332 am29c334 modified booth circuit diagram K1599 am29338 D622 D820 DA11
Text: Am29C332 CMOS 32-Bit Arithmetic Logic Unit ADVANCE INFORMATION • • • Single Chip, 32-Bit ALU Standard product supports 110 ns microcycle time for the 32-bit data path. It is a combinatorial ALU with equal cycle time for all instructions. Speed Select supports 80-ns system cycle time
|
OCR Scan
|
PDF
|
Am29C332
32-Bit
80-ns
64-Bit
WF023691
Wiring Diagram ford s max
Wiring Diagram ford c max
am29c334
modified booth circuit diagram
K1599
am29338
D622
D820
DA11
|
H-14
Abstract: L-13 WF023740 ScansUX971 Am29C325
Text: Am29C325 CMOS 32-Bit Floating-Point Processor ADVANCE INFORMATION DISTINCTIVE CHARACTERISTICS • • Single VLSI device performs high-speed floating-point arithmetic - Floating-point addition, subtraction, and multiplication in a single clock cycle - Internal architecture supports sum-of-products,
|
OCR Scan
|
PDF
|
Am29C325
32-Bit
32-bit,
16-bit
Am29325
WF023760
WF023790
WF023800
H-14
L-13
WF023740
ScansUX971
|
modified booth circuit diagram
Abstract: mps 0814 D829 Modified Booth Multipliers 0A31 DA10 functional diagram of ALU 32 bit booth multiplier for fixed point Booth Multiplier encoder multiplexer d8297
Text: Am29332 3 2-B it Arithm etic Logic Unit • • • Supports All Data Types It supports one-, two-, three- and four-byte data for all operations and variable-length fields for logical operations. Multiply and Divide Support Built-in hardware to support tw o-bit-at-a-tim e m odi
|
OCR Scan
|
PDF
|
Am29332
32-Bit
64-Bit
wf023691
DA0-DA31,
modified booth circuit diagram
mps 0814
D829
Modified Booth Multipliers
0A31
DA10
functional diagram of ALU
32 bit booth multiplier for fixed point
Booth Multiplier encoder multiplexer
d8297
|
4 bit barrel shifter circuit diagram
Abstract: Am29130 16 to 30 Bit Shift Register barrel shifter block diagram Fuse-Programmable PROM test bench for 16 bit shifter am29501a am29525 tc004050 y12c CL08B
Text: // Am 2 9 1 3 0 16-Bit Barrel Shifter PR ELIM IN A R Y ' £ '& l / ‘ > i DISTINCTIVE CHARACTERISTICS • • Powerful Shifter - Shifts or rotates left/right with a two's-complement or a sign-magnitude shift count. Bit Insertion - Inserts a fill bit depending on the position from the
|
OCR Scan
|
PDF
|
Am29130
16-Bit
16n-bit
ais-RRD-9m-3/87-0
4 bit barrel shifter circuit diagram
Am29130 16 to 30 Bit Shift Register
barrel shifter block diagram
Fuse-Programmable PROM
test bench for 16 bit shifter
am29501a
am29525
tc004050
y12c
CL08B
|
AM29PL141
Abstract: am29pl131 Am29CPL141
Text: A m 2 9 P L 131 Field-Programmable Controller FPC ADVANCE INFORMATION • • • • • 29 instructions - Conditional branching - Conditional looping - Conditional subroutine call - Multiway branch Implements complex state machines 7 conditional registered inputs, 12 outputs
|
OCR Scan
|
PDF
|
Am29PL131
64-word
28-bit
15-MHz
24-pin
Am29PL141
AIS-CP-15M-4/8B-0
Am29CPL141
|
Am29C323
Abstract: 07B30 Am29C323-2 AM29C516
Text: Am29C323 CMOS 32-Bit Parallel Multiplier PRELIMINARY Registers can be m ade transparent - Input and output registers can be made transparent independently to elim inate unwanted pipeline delay Supports T w o ’s Com plem ent, Unsigned or Mixed Num bers D ata Integrity Through M aster-Slave M ode and Pari
|
OCR Scan
|
PDF
|
Am29C323
32-Bit
32-Blt
55-ns
29C323
IC000870
07B30
Am29C323-2
AM29C516
|
Am29337
Abstract: AM29337DC Am29C00 am29c332
Text: Am29337 H 16-Bit Bounds Checker Double Comparator - Compares a 16-bit input number with a lower limit and an upper limit • • C a s c a d a b le • • - 16-bit cascadable to longer words Out-of-Bound« Flag - Flags values that are outside the bounds of a lower
|
OCR Scan
|
PDF
|
Am29337
16-Bit
28-Pln
AM29337DC
Am29C00
am29c332
|
5N520
Abstract: ScansUX971 AL576 Y746
Text: Am29C331 CMOS 16-Bit Microprogram Sequencer PRELIMINARY • • • • 16-Bits Address up to 64K Words Supports 110-ns microcycle time for a 32-bit highperformance system when used with the other members of the Am29C300 Family. Speed Select Supports 80-ns system cycle time.
|
OCR Scan
|
PDF
|
Am29C331
16-Bit
16-Bits
110-ns
32-bit
Am29C300
80-ns
wf024770
wf025320
Am29331
5N520
ScansUX971
AL576
Y746
|
29C116
Abstract: 12M03 2nacc TI430 Am29130 16 to 30 Bit Shift Register ScansUX971 N10100 YJ 1100 6
Text: Am29C116/116-1/116-2 1 6 -Bit a GMOS Microprocessors DISTINCTIVE CHARACTERISTICS Am29C116 Supports up to 100-ns system cycle time. Less than 1watt power dissipation and equivalent performance to the bipolar Am29116. Am29C116-1 Faster, speed-select version of the Am29C116 90 ns .
|
OCR Scan
|
PDF
|
Am29C116/116-1/116-2
16-Bit
Am29C116
100-ns
Am29116
Am29C116-1
Am29C
80-ns
29C116
12M03
2nacc
TI430
Am29130 16 to 30 Bit Shift Register
ScansUX971
N10100
YJ 1100 6
|