CY7C1645KV18-450BZXI
Abstract: 3M Touch Systems
Text: CY7C1641KV18, CY7C1656KV18 CY7C1643KV18, CY7C1645KV18 144-Mbit QDR II+ SRAM 4-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit QDR ® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features Configurations Separate independent read and write data ports
|
Original
|
144-Mbit
CY7C1641KV18,
CY7C1656KV18
CY7C1643KV18,
CY7C1645KV18
CY7C1641KV18
CY7C1656KV18
CY7C1643KV18
CY7C1645KV18-450BZXI
3M Touch Systems
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1643KV18/CY7C1645KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Features • Offered in both Pb-free and non Pb-free packages Separate independent read and write data ports
|
Original
|
CY7C1643KV18/CY7C1645KV18
144-Mbit
450-MHz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1643KV18, CY7C1645KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Features • Offered in both Pb-free and non Pb-free packages Separate independent read and write data ports
|
Original
|
CY7C1643KV18,
CY7C1645KV18
144-Mbit
450-MHz
|
PDF
|
CY7C1643KV18
Abstract: 3M Touch Systems
Text: CY7C1643KV18, CY7C1645KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Features • Offered in both Pb-free and non Pb-free packages Separate independent read and write data ports
|
Original
|
CY7C1643KV18,
CY7C1645KV18
144-Mbit
450-MHz
CY7C1643KV18
3M Touch Systems
|
PDF
|
3M Touch Systems
Abstract: No abstract text available
Text: CY7C1643KV18, CY7C1645KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Features • Offered in both Pb-free and non Pb-free packages Separate independent read and write data ports
|
Original
|
CY7C1643KV18,
CY7C1645KV18
144-Mbit
450-MHz
3M Touch Systems
|
PDF
|
3M Touch Systems
Abstract: No abstract text available
Text: CY7C1643KV18, CY7C1645KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.0 Cycle Read Latency 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Features • Offered in both Pb-free and non Pb-free packages Separate independent read and write data ports
|
Original
|
CY7C1643KV18,
CY7C1645KV18
144-Mbit
450-MHz
3M Touch Systems
|
PDF
|