Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP910 Search Results

    EP910 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    EP910DI-25 Rochester Electronics LLC Rochester Manufactured EP910, LOGIC (EPLD), 40 CDIP Package, Industrial Temp spec. Visit Rochester Electronics LLC Buy
    EP910LI-30-G Rochester Electronics LLC EP910 - Classic Family EPLD, Logic,450 Gates,24 Macrocells Visit Rochester Electronics LLC Buy
    EP910PI-30 Rochester Electronics LLC EP910 - Classic Family EPLD, Logic,450 Gates,24 Macrocells Visit Rochester Electronics LLC Buy
    EP910LI-30-ROCS Rochester Electronics EP910 - Classic Family EPLD, Logic,450 Gates,24 Macrocells Visit Rochester Electronics Buy
    EP910LC-40-G Rochester Electronics LLC EP910 - Classic Family EPLD, Logic,450 Gates,24 Macrocells Visit Rochester Electronics LLC Buy
    SF Impression Pixel

    EP910 Price and Stock

    Rochester Electronics LLC EP910PI-35

    OT PLD, 38NS, CMOS, PDIP40
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP910PI-35 Bulk 5,206 3
    • 1 -
    • 10 $105.16
    • 100 $105.16
    • 1000 $105.16
    • 10000 $105.16
    		Buy Now
    Rochester Electronics EP910PI-35 1,820 1
    • 1 $101.12
    • 10 $101.12
    • 100 $95.05
    • 1000 $85.95
    • 10000 $85.95
    		Buy Now

    Rochester Electronics LLC EP910DI-35

    UV PLD, 38NS, CMOS, CDIP40
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP910DI-35 Bulk 1,357 3
    • 1 -
    • 10 $136.09
    • 100 $136.09
    • 1000 $136.09
    • 10000 $136.09
    		Buy Now

    Rochester Electronics LLC EP910LI-30

    OT PLD, 30NS, PQCC44
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP910LI-30 Bulk 1,109 3
    • 1 -
    • 10 $115.66
    • 100 $115.66
    • 1000 $115.66
    • 10000 $115.66
    		Buy Now
    Rochester Electronics EP910LI-30 10,615 1
    • 1 $111.21
    • 10 $111.21
    • 100 $104.54
    • 1000 $94.53
    • 10000 $94.53
    		Buy Now

    Bel Fuse 0ADEP9100-RE

    FUSE CERM 10A 500VAC 500VDC 3AB
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 0ADEP9100-RE Bulk 1,000 1
    • 1 $3.34
    • 10 $3.34
    • 100 $1.977
    • 1000 $1.5156
    • 10000 $1.31225
    		Buy Now
    Avnet Americas 0ADEP9100-RE Bulk 11 Weeks 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.4356
    • 10000 $1.4356
    		Buy Now
    Newark 0ADEP9100-RE Bulk 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.58
    • 10000 $1.47
    		Buy Now
    Avnet Abacus 0ADEP9100-RE 18 Weeks 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Rochester Electronics LLC EP910ILI-12

    IC PLD 16MC 12NS 28PLCC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP910ILI-12 Bulk 676 9
    • 1 -
    • 10 $33.37
    • 100 $33.37
    • 1000 $33.37
    • 10000 $33.37
    		Buy Now
    Find more EP910 price and stock on Findchips.com

    EP910 Datasheets (78)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP910 Altera User Configurable Logic Data Book Scan PDF
    EP9100 PCA Electronics Delay Line TAPPED 5TAP 1IN 5NS ABS 25NS MAX Original PDF
    EP9101 PCA Electronics SMD 28 Pin 5 Tap TTL Compatible Active Delay Line Original PDF
    EP9102 PCA Electronics Delay Line TAPPED 5TAP 1IN 7NS ABS 35NS MAX Original PDF
    EP9103 PCA Electronics Delay Line TAPPED 5TAP 1IN 8NS ABS 40NS MAX Original PDF
    EP910-30 Altera High-performance, 16-macrocell Classic EPLD Original PDF
    EP910-30 Altera Classic EPLD Family Scan PDF
    EP910-30CERDIP40 Altera SPLD Original PDF
    EP910-30PDIP40 Altera SPLD Original PDF
    EP910-30PLCC44 Altera SPLD Original PDF
    EP910-35 Altera High-performance, 24-macrocell Classic EPLD Original PDF
    EP910-35 Altera Classic EPLD Family Scan PDF
    EP910-35CERDIP40 Altera SPLD Original PDF
    EP910-35PDIP40 Altera SPLD Original PDF
    EP910-35PLCC44 Altera SPLD Original PDF
    EP9104 PCA Electronics Delay Line TAPPED 5TAP 1IN 9NS ABS 45NS MAX Original PDF
    EP910-40 Altera High-performance, 16-macrocell Classic EPLD Original PDF
    EP910-40 Altera Classic EPLD Family Scan PDF
    EP910-40CERDIP40 Altera SPLD Original PDF
    EP910-40PDIP40 Altera SPLD Original PDF

    EP910 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    NEC D2732D

    Abstract: nt68f63 novatek nt68f63 d2716d NEC D2716D atc 93lc46 D2732D CIRCUIT NEC D2716D TMS87C510 16V8H-25
    Text: Dataman-48 Version 4.30 <ALL> Device List ALi M6759 www.dataman.com M6759 *44 M6759 *44Q M8720 AS29LV800B *44PS AS29LV800B *48TS AS29LV800T *44PS Altera EP1210 EP220 EP312 EP330 EP900 EP910-T EPC1064 EPC1213 EPC1441 as 1213 EPM3064A *44 EPM5192 @84 EPM7032AEas7032 *44


    Original     		PDF Dataman-48 M6759 M8720 AS29LV800B AS29LV800T EP1210 EP220 NEC D2732D nt68f63 novatek nt68f63 d2716d NEC D2716D atc 93lc46 D2732D CIRCUIT NEC D2716D TMS87C510 16V8H-25

    EP910T

    Abstract: altera EP910 EP910-T
    Text: EP910T EPLD Features □ □ a □ □ High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD = 30 ns Counter frequencies up to 33 MHz Pipelined data rates up to 41 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs Pin-, function-, and programming file-compatible with Altera's EP910


    OCR Scan     		PDF EP910T 24-macrocell EP910 EP910A 44-pin 40-pin ALTED001 altera EP910 EP910-T

    Untitled

    Abstract: No abstract text available
    Text: m ft i m intpl ¡PLD910 FAST 24-MACROCELL CMOS PLD Function, Pin, and JEDEC Compatible with EP900, EP910, EP910A, 85C090 and 5C090 • tpo 12 ns, 62.5 MHz w/Feedback, Clock to Output 8 ns ■ Extensive Software and Programming Support via Intel and Third-Party Tools


    OCR Scan     		PDF PLD910 24-MACROCELL EP900, EP910, EP910A, 85C090 5C090 PLD910

    EP910

    Abstract: EP910-35 FLIPFLOP SCHEMATIC 10KHZ 74HC EP910-30 EP910-40 EP910A
    Text: FEATURES GENERAL DESCRIPTION • High density over 900 gates replacem ent for T T L and 74HC. • Advanced C M O S E P R O M tech n olo gy allow s erasability and reprogramrnability. The Altera EP910 Erasable Program m able Logic Device may be used to implement over 900 equiva­


    OCR Scan     		PDF 24-MACROCELL 20//A tAC01 EP910 EP910-35 FLIPFLOP SCHEMATIC 10KHZ 74HC EP910-30 EP910-40 EP910A

    EPLD

    Abstract: EP910A SR flipflops EP310 EP910
    Text: E P 910 E P L D Features □ □ □ □ □ □ □ □ General Description H igh-perform ance 24-m acroeell EPLD Com binatorial speeds with t?D = 30 ns Counter frequencies up to 33 MHz Pipelined data rates up to 41 M H z Pin-, function-, and JEDEC-File-com patible with A ltera's EP910A and


    OCR Scan     		PDF EP910 EP910A EP910T 44-pin 40-pin BP910 EP910 EPLD SR flipflops EP310

    npld910-25

    Abstract: 85C090 P85C090 p85c090-25 PLD910-15 TN85C090-25 INTEL PLD910 npld intel PLD NPLD910-12
    Text: INTEL CORP MEMORY/PL] / SbE J> m 4 A 2 b l 7 b 0 0 7 7 5 1 7 514 • I T L 2 ir r te l. P W io - 1 ^ - 0 ^ ¡PLD910/85C090 FAST 24-MACROCELL CMOS PLD Function, Pin, and JEDEC Compatible with EP900, EP910, EP910A, 85C090 and 5C090 Extensive Software and Programming


    OCR Scan     		PDF PLD910/85C090 24-MACROCELL EP900, EP910, EP910A, 85C090 5C090 IPLD910/85C090 IPLD910 51-C/W npld910-25 P85C090 p85c090-25 PLD910-15 TN85C090-25 INTEL PLD910 npld intel PLD NPLD910-12

    EP910

    Abstract: altera EP910
    Text: EP910 EPLD Features • ■ ■ ■ ■ ■ High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD as low as 12 ns Counter frequencies of up to 100 MHz Pipelined data rates of up to 100 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs


    OCR Scan     		PDF EP910 24-macrocell EP910, EP910T, EP910I 44-pin 40-pin 24-bit altera EP910

    Untitled

    Abstract: No abstract text available
    Text: Features a General Description Altera's EP910T Erasable Programmable Logic Device EPLD is a lowcost, high-performance version of the EP910 device. This EPLD operates in a turbo mode that is optimized for high-speed applications. The Turbo Bit in the device is preset at the factory. The EP910T EPLD is available in OTP


    OCR Scan     		PDF EP910T EP910 40-pin, 600-mil 44-pin EP910TEPLD EP910-30T

    910-A01

    Abstract: No abstract text available
    Text: EP910A EPLD High-Performance 24-Macrocell Device March 1993, ver. 2 Data Sheet Supplement Features □ □ P relim inary Inform ation □ □ □ □ □ □ Highest-performance 24-macrocell Classic EPLD Combinatorial speeds with tPD = 10 ns Counter frequencies up to 100 MHz


    OCR Scan     		PDF EP910A 24-Macrocell EP910 EP910T EP910 24-Macrocell 910-A01

    intel PLD

    Abstract: INTEL PLD910 PLD910-25
    Text: in tj ÌPLD910 FAST 24-MACROCELL CMOS PLD Function, Pin, and JEDEC Compatible with EP900, EP910, EP910A, 85C090 and 5C090 • tpD 12 ns, 62.5 MHz w/Feedback, Clock to Output 8 ns ■ Ice = 150 mA Max @ 1 MHz ■ Programmable Low-Power Option for “Standby” Operation; 60 /¿A Typ. in


    OCR Scan     		PDF PLD910 24-MACROCELL EP900, EP910, EP910A, 85C090 5C090 IPLD910 IPLD910 intel PLD INTEL PLD910 PLD910-25

    EP-912

    Abstract: EP9100
    Text: SMD 28 Pin 5 Tap TTL Compatible Active Delay Lines J-Lead P/N Delays are ±5% or ±2 nS Tap Total 5, 10, 15, 20 6, 12, 18, 24 7 ,1 4,2 1 ,2 8 8, 16,24,32 9, 18, 27,36 10,20, 30,40 12, 24, 36, 48 15,30, 45,60 EP9100 EP9101 EP9102 EP9103 EP9104 EP9105 EP9106


    OCR Scan     		PDF EP9100 EP9101 EP9102 EP9103 EP9104 EP9105 EP9106 EP9107 EP9115 EP9116 EP-912

    EP910PC-30

    Abstract: EP910PC-40 EP910PC35 EP910PC-35 EP9100c EP910LC-30 EP910J EP910JC30 EP910LC-40 EP910JC-30
    Text: EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE EPLD D3187. OCTOBER 1988-REVISED AUQUST 1989 DUAL-IN-LINE PAC KA G E • High-Density (Over 900 Gates) Replacement for TTL and 74HC H O P VIEW) clk C 1 V_J40 39 iC 2 • Virtually Zero Standby Power. Typ 20 nA


    OCR Scan     		PDF EP910 24-MACROCELL D3187. 1988-REVISED 44-PIN EP910PC-30 EP910PC-40 EP910PC35 EP910PC-35 EP9100c EP910LC-30 EP910J EP910JC30 EP910LC-40 EP910JC-30

    Untitled

    Abstract: No abstract text available
    Text: Classic EPLD Family June 1996, ver. 3 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ Table 1. Classic Device Features Feature EP1810 900 300 450 16 24 48 Maximum user I/O pins 22 38 64 tp D n s 10 12 20 100 76.9 50 f CNT A-DS-CLASSIC-03 EP910 &


    OCR Scan     		PDF

    altera EP910

    Abstract: EP910-T IEP910 altera eplds EP910EPLD
    Text: t ALTERA 47E CORP D • 05*15372 00020TM - r Tfl? o - ■ c f ALT EP910 EPLDs High-Performance 24-Macrocell Devices Data Sheet September 1991, ver. 2 □ □ Features □ □ □ □ □ □ □ General Description Altera's EP910 Erasable Programmable Logic Devices EPLDs can


    OCR Scan     		PDF 00020TM EP910 24-Macrocell EP910T EP910-30T altera EP910 EP910-T IEP910 altera eplds EP910EPLD

    altera ep900

    Abstract: EP900 74HC EP910 altera EP910 ep900-2 ep9003
    Text: ALTERA 24E D CO R P • 05^5375 GOOllDD r r ^ «nom s 24-M A C R O C E LL EPLO t 7 I -^ -4 7 EP900 FEATURES GENERAL DESCRIPTION • • • • • • • The Altera EP900 is a pin-compatible version of the popular EP910 Erasable Programmable Logic Device EPLD . Available in 40-pin DIP and 44-pln


    OCR Scan     		PDF 24-MACROCELL EP900 EP910, 20/yA 0STS37E NHt87i) altera ep900 EP900 74HC EP910 altera EP910 ep900-2 ep9003

    altera ep900

    Abstract: altera EP910 EP900 74HC EP910 30MHx
    Text: 24-M A C R O C E LL EPLD EP900 FEATURES GENERAL DESCRIPTION • High density logic replacement for TTL and 74HC. • Functional and pin compatible with the Altera EP910. • High speed, tpd = 45 ns. • Asynchronous clocking of all registers or banked register operation from 2 synchronous clocks.


    OCR Scan     		PDF 24-MACROCELL EP910. 20/uA MIL-STO-883 10KHI 100KM* 10MHz 30MHx altera ep900 altera EP910 EP900 74HC EP910 30MHx

    Untitled

    Abstract: No abstract text available
    Text: SMD 28 Pin 5 Tap TTL Compatible Active Delay Lines J-Lead P/N Delays are ±5% or ±2 nSt Tap Total 5, 10, 15, 20 6 , 12, 18, 24 7 ,1 4 ,2 1 ,2 8 8 ,1 6 ,2 4 , 32 9, 18, 27, 36 10, 20, 30, 40 12, 24, 36, 48 15, 30, 45, 60 EP9100 EP9101 EP9102 EP9103 EP9104


    OCR Scan     		PDF EP9100 EP9101 EP9102 EP9103 EP9104 EP9105 EP9106 EP9107 EP9115 EP9116

    85C090

    Abstract: No abstract text available
    Text: IPKIlLOBilDKIÄKV i n y 85C090-12 24-M ACRO CELL CH M O S jliPLD Function, Pin, and JEDEC Compatible with 5C090, EP900, EP910 and EP910A Extensive Software and Programming Support via Intel and Third-Party Tools tpo 12 ns, 83.3 MHz w/Feedback, Clock to Output 8 ns


    OCR Scan     		PDF 85C090-12 5C090, EP900, EP910 EP910A 85C090

    910T

    Abstract: No abstract text available
    Text: EP910T EPLD Features □ □ □ □ General Description A lte ra 's E P 910T E rasable P ro g ra m m a b le L ogic D ev ice E P L D is a low cost, h ig h -p erfo rm a n ce version o f the E P 910 d ev ice. T h is E PL D o p erates in a tu rbo m o d e that is op tim ized for h ig h -sp eed ap p licatio n s. T h e T u rb o Bit


    OCR Scan     		PDF EP910T EP910TEPLD EP910-30T 910T

    Untitled

    Abstract: No abstract text available
    Text: EP910A EPLD Features Preliminary Information □ □ □ □ □ □ Highest-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD = 10 ns - Counter frequencies up to 100 MHz - Pipelined data rates up to 125 MHz Fabricated on advanced 0.8-micron CMOS EEPROM technology


    OCR Scan     		PDF EP910A 24-macrocell EP910 EP910T 44-pin EP910A1 EP910A-15 EP910A-10,

    FC SUFFIX altera

    Abstract: No abstract text available
    Text: Classic EPLD Family Data Sheet M arch 1995, ver. 2 Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ Table 1. Classic Device Features Feature EP22V10 EP22V10E EPB10 EP610T EP610I EP910 EP910T EP910I EP1810 EP1810T Available gates 400 600 600 900 900 1,800 Usable gates


    OCR Scan     		PDF

    dpld910

    Abstract: pld910 IPLD910-25 DPLD910-15 adf simu 5C090 tcl eprom intel PLD INTEL PLD910 adf compiler
    Text: i n t j . ÌPLD910 FAST 24-MACROCELL CMOS PLD Function, Pin, and JEDEC Compatible with EP900, EP910, EP91QA, 85C090 and 5C090 m tpo 12 ns, 62.5 MHz w/Feedback, Clock to Output 8 ns • Ice = 150 mA Max @ 1 MHz ■ Programmable Low-Power Option for “Standby” Operation; 60 ju.A Typ. in


    OCR Scan     		PDF PLD910 24-MACROCELL EP900, EP910, EP91QA, 85C090 5C090 IPLD910 IPLD910 dpld910 IPLD910-25 DPLD910-15 adf simu 5C090 tcl eprom intel PLD INTEL PLD910 adf compiler

    EP910

    Abstract: No abstract text available
    Text: EP910 EPLDs / a n High-Performance 24-Macrocell Devices U Data Sheet September 1991, ver. 2 Features □ □ □ □ □ □ u □ General Description tPD A lte ra's EP910 Erasable Program m able Logic D evices E P L D s can im plement up to 900 equivalent gates of SSI and M SI logic. These E P L D s


    OCR Scan     		PDF EP910 24-Macrocell

    EP910

    Abstract: No abstract text available
    Text: EP910 EPLDs 'A Data Sheet September 1991, ver. 2 Features □ □ □ □ □ □ □ □ □ □ High-density replacement for TTL and 74HC with up to 900 gates High-performance 24-macrocell EPLD with tPD = 25 ns and counter frequencies up to 40 MHz Zero-power operation 20 (iA standby


    OCR Scan     		PDF EP910 24-macrocell