QFP240-P-3232-0
Abstract: TO41 package M32180F8VFP bl p76 TIN18-P137 TO9 package IEEE754 M32180F8TFP M32R DSA003646
Text: Mitsubishi Microcomputers 2002-07-12 Rev.1.0 32180 Group Under Development SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER Description The 32180 Group is a 32-bit, single-chip RISC microcomputer with built-in flash memory, which was developed for use in general industrial and household equipment. To accomplish high-precision arithmetic operations, it incorporates a fully IEEE754 compliant, single-precision FPU.
|
Original
|
32-BIT
32-bit,
IEEE754
16-channel
64-channel
10-channel
QFP240-P-3232-0
TO41 package
M32180F8VFP
bl p76
TIN18-P137
TO9 package
M32180F8TFP
M32R
DSA003646
|
PDF
|
MB86986
Abstract: IEEE754 MB86930 0x00001000
Text: SPARClite MB86930 TO MB86936 MIGRATION APPLICATION NOTE 5 FUJITSU MICROELECTRONICS, INC. REVISION 01 APPLICATION NOTE 5 INTRODUCTION ification, and the SPARC IEEE754 Implementation Recommendation with the Nonstandard FP NS=1 mode enabling “flush to zero” treatment of denormalized operands or results as permitted by the recommendation.
|
Original
|
MB86930
MB86936
IEEE754
EC-AN-20288-4/96
MB86986
0x00001000
|
PDF
|
vhdl code for Clock divider for FPGA
Abstract: verilog code divide floating point verilog verilog code for floating point unit IEEE-754 vhdl code of floating point unit APEX20K APEX20KC APEX20KE FLEX10KE
Text: DFPDIV Floating Point Pipelined Divider Unit ver 2.15 OVERVIEW The DFPDIV uses the pipelined mathematics algorithm to divide two arguments. The input numbers format is according to IEEE754 standard. DFPDIV supports single precision real number. Divide operation was pipelined up to 15 levels. Input data are fed every
|
Original
|
IEEE754
IEEE-754
IEEE-754
vhdl code for Clock divider for FPGA
verilog code divide
floating point verilog
verilog code for floating point unit
vhdl code of floating point unit
APEX20K
APEX20KC
APEX20KE
FLEX10KE
|
PDF
|
L2 cache L3 cache
Abstract: RM7000 GT-64120A IEEE754 RM7000A mips uart
Text: RM7000A 125 MHz max. freq., multiplexed address/data bus SysAD • Supports two outstanding reads with out-of-order return High-performance floating-point unit • 800 MFLOPS maximum • IEEE754 compliant single and double precision floating-point operations
|
Original
|
RM7000A
IEEE754
64-bit
interrupts-10
64-Bit
100MHz
RM7000A
L2 cache L3 cache
RM7000
GT-64120A
mips uart
|
PDF
|
p127 pin diagram
Abstract: blw 93 M32185F4VFP TO9 package BLW 82 IEEE754 M32R M32R-FPU M32R-FPU Extended Instruction M32R RTD
Text: REJ03B0167-0100 32185 Group Rev.1.00 32-BIT RISC MICROCOMPUTER Nov.11.05 Description The 32185 Group is a 32-bit single-chip RISC microcomputer with built-in flash memory. To accomplish highprecision arithmetic operations, it incorporates a fully IEEE754 compliant, single-precision FPU.
|
Original
|
REJ03B0167-0100
32-BIT
IEEE754
p127 pin diagram
blw 93
M32185F4VFP
TO9 package
BLW 82
M32R
M32R-FPU
M32R-FPU Extended Instruction
M32R RTD
|
PDF
|
h0081
Abstract: rtd tec controller M32R-FPU Extended Instruction
Text: Mitsubishi Microcomputers 2002-10-11 Rev.1.2 32182 Group Under Development SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER Description The 32182 Group is a 32-bit, single-chip RISC microcomputer with built-in flash memory, which was developed for use in general industrial and household equipment. To accomplish high-precision arithmetic operations, it incorporates a fully IEEE754 compliant, single-precision FPU.
|
Original
|
32-bit,
IEEE754
12-channel
37-channel
10-channel
1024KB
h0081
rtd tec controller
M32R-FPU Extended Instruction
|
PDF
|
H0080
Abstract: P61-P63 M32182F3TFP mitsubishi M32R 32-BIT A/D CONVERTER bl p76 TO13 package IEEE754 M32182F3VFP M32R
Text: Mitsubishi Microcomputers 2002-07-12 Rev.1.0 32182 Group Under Development SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER Description The 32182 Group is a 32-bit, single-chip RISC microcomputer with built-in flash memory, which was developed for use in general industrial and household equipment. To accomplish high-precision arithmetic operations, it incorporates a fully IEEE754 compliant, single-precision FPU.
|
Original
|
32-BIT
32-bit,
IEEE754
12-channel
37-channel
10-channel
H0080
P61-P63
M32182F3TFP
mitsubishi M32R
32-BIT A/D CONVERTER
bl p76
TO13 package
M32182F3VFP
M32R
|
PDF
|
gt-64120a
Abstract: marvell ethernet switch IEEE754 RM7000 RM7065A "64-Bit Microprocessor" features EV-64240-7000
Text: RM7065A 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache FEATURES Supports two outstanding reads with out-of-order return High-performance floating-point unit • 800 MFLOPS maximum • IEEE754 compliant single and double precision floating-point operations
|
Original
|
RM7065A
64-Bit
IEEE754
32bit
RM7065A
gt-64120a
marvell ethernet switch
RM7000
"64-Bit Microprocessor" features
EV-64240-7000
|
PDF
|
IEEE-754
Abstract: circuit diagram of inverting adder types of multipliers EP2S180 IEEE754 WP-01050-1 BUTTERFLY DSP mid05 memory bandwidth IEEE754-compliant
Text: White Paper Floating-Point Compiler Increasing Performance With Fewer Resources Showing new levels of high-performance, high-density, IEEE754-compliant floating-point applications in FPGAs is the focus of this white paper. A new tool is introduced that will allow 100 percent of the floating-point capability of
|
Original
|
IEEE754-compliant
65-nm
IEEE-754
circuit diagram of inverting adder
types of multipliers
EP2S180
IEEE754
WP-01050-1
BUTTERFLY DSP
mid05
memory bandwidth
|
PDF
|
RM7000
Abstract: marvell ethernet switch GT-64120A IEEE754 RM7000A
Text: RM7000A 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache FEATURES 125 MHz max. freq., multiplexed address/data bus SysAD • Supports two outstanding reads with out-of-order return High-performance floating-point unit • 800 MFLOPS maximum • IEEE754 compliant single and
|
Original
|
RM7000A
64-Bit
IEEE754
interrupts-10
32bit
RM7000A
RM7000
marvell ethernet switch
GT-64120A
|
PDF
|
vhdl code for floating point multiplier
Abstract: vhdl code complex multiplier ieee floating point multiplier vhdl ieee floating point multiplier verilog floating point verilog vhdl complex multiplier ieee 754 ieee floating point vhdl vhdl code of floating point unit verilog code for floating point unit
Text: Floating Point Pipelined Multiplier Unit ver 2.08 OVERVIEW The DFPMUL uses the pipelined mathematics algorithm to multiply two arguments. The input numbers format is according to IEEE754 standard. DFPMUL supports single precision real number. Multiply operation was
|
Original
|
IEEE754
IEEE-754
vhdl code for floating point multiplier
vhdl code complex multiplier
ieee floating point multiplier vhdl
ieee floating point multiplier verilog
floating point verilog
vhdl complex multiplier
ieee 754
ieee floating point vhdl
vhdl code of floating point unit
verilog code for floating point unit
|
PDF
|
k 2996
Abstract: vhdl code of floating point unit example algorithm verilog IEEE754 ieee floating point verilog ieee floating point vhdl vhdl code for Clock divider for FPGA IEEE-754
Text: Floating Point Pipelined Divider Unit ver 2.07 OVERVIEW The DFPDIV uses the pipelined mathematics algorithm to divide two arguments. The input numbers format is according to IEEE754 standard. DFPDIV supports single precision real number. Divide operation was pipelined up to 15 levels. Input data are fed every
|
Original
|
IEEE754
IEEE-754
IEEE-754
k 2996
vhdl code of floating point unit
example algorithm verilog
ieee floating point verilog
ieee floating point vhdl
vhdl code for Clock divider for FPGA
|
PDF
|
M32192F8UFP
Abstract: flash m32r
Text: 32192 Group REJ03B0019-0101Z Rev1.01 Dec 01, 2004 32-BIT RISC MICROCOMPUTER Description The 32192 Group is a 32-bit single-chip RISC microcomputer with built-in flash memory. To accomplish highprecision arithmetic operations, it incorporates a fully IEEE754 compliant, single-precision FPU.
|
Original
|
32-BIT
REJ03B0019-0101Z
IEEE754
M32192F8VFP
M32192F8UFP
M32192F8TFP
Unit2607
flash m32r
|
PDF
|
5261A
Abstract: MIPS 32-bit bus architecture ieee 32 bit floating point multiplier GALILEO TECHNOLOGY 32-bit microprocessor pipeline architecture V340HPC Marvell IEEE754 RM5231A RM5261A
Text: RM5231A/5261A 64-Bit MIPS RISC Microprocessor with 32/64-Bit System Bus FEATURES • Dual-Issue 64-bit Superscalar architecture • High-performance 64-bit integer unit • High-throughput fully pipelined 64bit floating point unit IEEE754 • High performance SysAD interface
|
Original
|
RM5231A/5261A
64-Bit
32/64-Bit
64bit
IEEE754)
32-bit
5261A
MIPS 32-bit bus architecture
ieee 32 bit floating point multiplier
GALILEO TECHNOLOGY
32-bit microprocessor pipeline architecture
V340HPC
Marvell
IEEE754
RM5231A
RM5261A
|
PDF
|
|
M32196
Abstract: H0200 p30 ecu wiring diagram
Text: 32196 Group REJ03B0126-0100Z Rev1.00 Dec 01, 2004 32-BIT RISC MICROCOMPUTER Description The 32196 Group is a 32-bit single-chip RISC microcomputer with built-in flash memory. To accomplish highprecision arithmetic operations, it incorporates a fully IEEE754 compliant, single-precision FPU.
|
Original
|
32-BIT
REJ03B0126-0100Z
IEEE754
M32196F8VFP
M32196F8UFP
M32196F8TFP
Unit2607
M32196
H0200
p30 ecu wiring diagram
|
PDF
|
ieee floating point multiplier vhdl
Abstract: ieee floating point multiplier verilog vhdl code for floating point multiplier FLEX10KE IEEE754 IEEE-754 APEX20K APEX20KC APEX20KE vhdl code complex multiplier
Text: DFPMUL Floating Point Pipelined Multiplier Unit ver 2.70 OVERVIEW The DFPMUL uses the pipelined mathematics algorithm to multiply two arguments. The input numbers format is according to IEEE754 standard. DFPMUL supports single precision real number. Multiply operation was
|
Original
|
IEEE754
IEEE-754
ieee floating point multiplier vhdl
ieee floating point multiplier verilog
vhdl code for floating point multiplier
FLEX10KE
APEX20K
APEX20KC
APEX20KE
vhdl code complex multiplier
|
PDF
|
IEEE754
Abstract: M32R M32R-FPU 32MHz-40MHz M32R-FPU Extended Instruction
Text: REJ03B0173-0100 32195 Group Rev.1.00 32-BIT RISC MICROCOMPUTER Nov.11.05 Description The 32195 Group is a 32-bit single-chip RISC microcomputer with built-in flash memory. To accomplish highprecision arithmetic operations, it incorporates a fully IEEE754 compliant, single-precision FPU.
|
Original
|
REJ03B0173-0100
32-BIT
IEEE754
M32R
M32R-FPU
32MHz-40MHz
M32R-FPU Extended Instruction
|
PDF
|
mip 291
Abstract: mip 290
Text: SMJ320C80 DIGITAL SIGNAL PROCESSOR SGUS025 – AUGUST 1998 D D D D D D D D D D D D D Single-Chip Parallel Multiple Instruction / Multiple Data MIMD Digital Signal Processor (DSP) More Than Two Billion RISC-Equivalent Operations per Second Master Processor (MP)
|
Original
|
SMJ320C80
SGUS025
32-Bit
IEEE-754
64-Bit
TMS320C8X
SPRA269
mip 291
mip 290
|
PDF
|
transistor marking WC 2C
Abstract: E22/6/AS7620/TMS320C6678/AS7620/NZT6728-datasheet
Text: TMS320C6678 SPRS691E—November 2010—Revised March 2014 Multicore Fixed and Floating-Point Digital Signal Processor Check for Evaluation Modules EVM : TMS320C6678 1 TMS320C6678 Features and Description 1.1 Features • Eight TMS320C66x DSP Core Subsystems (C66x
|
Original
|
TMS320C6678
SPRS691Eâ
TMS320C6678
TMS320C66xâ
4096KB
transistor marking WC 2C
E22/6/AS7620/TMS320C6678/AS7620/NZT6728-datasheet
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 66AK2E05, 66AK2E02 SPRS865B—June 2013—Revised January 2014 Multicore DSP+ARM KeyStone II System-on-Chip SoC 1 66AK2E05/02 Features and Description • ARM Cortex -A15 MPCore™ CorePac – Up to Four ARM Cortex-A15 Processor Cores at up to 1.4-GHz
|
Original
|
66AK2E05,
66AK2E02
SPRS865Bâ
66AK2E05/02
Cortex-A15
Cortex-A15
TMS320C66xâ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: C h a pt er E10 Floating-Point Unit E10.1 Overview of the MB86936 Floating-Point Unit The MB86936 FPU fully conforms to the A N SI/IEEE Standard 754-1985, the SPARC Architecture Version 8 specification, and he SPARC IEEE754 Implementation Recommendation except for the Nonstandard FP (NS=1 mode implementation.
|
OCR Scan
|
MB86936
IEEE754
|
PDF
|
nec v33
Abstract: nec v53 cpu uPD72291 nec v80 nec v70 UPD72691 32-bit floating point adder nec v53 nec 32bit v53 cpu
Text: SEC fiPD72291/691 Advanced Floating Point Processor NEC Electronics Inc. Description The /jPD72291 and /JPD72691 are Advanced Floating Point Processors AFPP for high-precision scientific and technical computations, conforming to the IEEE754 standard. The/jPD72291 can be connected as
|
OCR Scan
|
uPD72291
uPD72691
/jPD72291
/JPD72691
IEEE754
The/jPD72291
/PD70136
16-bit
V33TM)
nec v33
nec v53 cpu
nec v80
nec v70
32-bit floating point adder
nec v53
nec 32bit
v53 cpu
|
PDF
|
Untitled
Abstract: No abstract text available
Text: C hapter E10 Floating-Point Unit E10.1 Overview of the MB86936 Floating-Point Unit The MB86936 FPU fully conforms to the ANSI/IEEE Standard 754-1985, the SPARC Architecture Version 8 specification, and the SPARC IEEE754 Implementation Recommendation except for the Nonstandard FP NS=1 mode implementation.
|
OCR Scan
|
MB86936
IEEE754
|
PDF
|
ieee754
Abstract: TRW LSI Products IEEE-754 ABMT C3202
Text: Floating-Point Arithmetic T iT w V Fixed-point digital signal processor design requires careful attention to dynam ic range, limit cycles, and overflow conditions. Block floating-point is often used to extend the dynam ic range, but it carries with it significant bookkeeping overhead.
|
OCR Scan
|
IEEE-754
TMC3200
TMC32
TMC3202
TMC3210
32/34-Bit
32-Bit
32-Bit
ieee754
TRW LSI Products
ABMT
C3202
|
PDF
|