LSI LOGIC
Abstract: 4x4 bit multipliers kt 714 metal detector plans types of 4x4 binary multipliers
Text: LSI LOGIC LCA100K Compacted Array Plus Series 0.7-Micron HCMOS Preliminary The LCA100K Compacted Array Plus series is an HCMOS array-based ASIC product offering ex tremely high performance, combined with very high gate counts. The LCA100K series is manufactured
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LSI LOGIC LCA100K Compacted Array P lu s Series 0.7-Micron HCMOS Description The LCA100K Compacted Array Plus series is an HCMOS array-based ASIC product offering extremely high performance, combined with very high gate counts. The LCA100K series is manufac
|
OCR Scan
|
LCA100K
|
PDF
|
LCA100K
Abstract: 748 transistor on LSI CMOS GATE ARRAY LCA100139 LCA100188 LCA100237 for the construction of cmos logic gates SIGNAL PATH designer
Text: LSI LOGIC LSI Logic Corporation 1551 McCarthy Blvd Milpitas CA 95035 LCA100K Compacted Array Plus Series 0.7-Micron HCMOS 408.433.8000 Telex 172153 Advance Information Description The LCA100K Compacted Array Plus series is an HCM O S array-based ASIC product offering extremely
|
OCR Scan
|
LCA100K
748 transistor on
LSI CMOS GATE ARRAY
LCA100139
LCA100188
LCA100237
for the construction of cmos logic gates
SIGNAL PATH designer
|
PDF
|
LCA100182
Abstract: LEA100K 130 nm CMOS standard cell library ST LCA1000 LSI LOGIC LCA100K
Text: LSI LOGIC LCA100K Compacted Array Plus Series 1.0-Micron HCMOS Description The LCA100K C om pacted A rra y Plus se rie s is an HCMOS arra y-b a se d A p p lic a tio n S p e cific In teg rated C ircu it ASIC p ro d u c t offe rin g e xtre m e ly high p e rfo rm a n ce . The LCA100K
|
OCR Scan
|
LCA100K
LCA100182
LEA100K
130 nm CMOS standard cell library ST
LCA1000
LSI LOGIC LCA100K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LSI LOGIC LCA10QK Compacted Array Plus Series 0.7-Micron HCMOS Preliminary Description The LCA100K Compacted Array Plus series is an HCMOS array-based ASIC product offering ex tremely high performance, combined with very high gate counts. The LCA100K series is manufactured
|
OCR Scan
|
LCA10QK
LCA100K
|
PDF
|
ALU IC 74181 circuit diagram
Abstract: sulzer s7 ram 74189 74189 ram 512x16Bit 74189 ram 16 ALU IC 74181 ALU IC 74181 FUNCTION TABLE Ic 7485 comparator function table 4-bit even parity using mux 8-1
Text: LC A 10 0 K C o m p acte d A r r a y Plus Eva lu a tio n D e vic e T ST LOGIC Preliminary Introduction The LCA100K HCMOS Evaluation Array contains a variety of common logic functions that allow a user to evaluate the performance of the LCA100K Com pacted Array Plus™ series from LSI Logic Corpora
|
OCR Scan
|
LCA100K
ALU IC 74181 circuit diagram
sulzer s7
ram 74189
74189 ram
512x16Bit
74189 ram 16
ALU IC 74181
ALU IC 74181 FUNCTION TABLE
Ic 7485 comparator function table
4-bit even parity using mux 8-1
|
PDF
|
300-PIN CERAMIC PIN GRID ARRAY CPGA
Abstract: LSI CMOS GATE ARRAY SIGNAL PATH designer
Text: LSI LOGIC LSI Logic Corporation 1551 McCarthy Blvd Milpitas CA 95035 LCA100K Compacted Array Plus Series 0.7-Micron HCMOS ^ 408.433.8000 Telex 172153 Advance Information Description The LCA100K Compacted Array Plus series is an HCMOS array-based ASIC product offering extremely
|
OCR Scan
|
LCA100K
300-PIN CERAMIC PIN GRID ARRAY CPGA
LSI CMOS GATE ARRAY
SIGNAL PATH designer
|
PDF
|
LCA100K
Abstract: LSI LOGIC LCA100K
Text: »• * LSI LOGIC * LCA100K Compacted Array Plus Series Description The LCA100K Compacted A rray Plus Series is an HCMOS Array-Based ASIC ApplicationSpecific Integrated Circuit product offering extremely high performance. The LCA100K Series is manufactured using 1.0-micron
|
OCR Scan
|
LCA100K
LSI LOGIC LCA100K
|
PDF
|
LCA100K
Abstract: LCA100182 LEA100K LSI CMOS GATE ARRAY LCA100066 LCA100135 82385 gic 1990 D24932 D2493
Text: LSI LOGIC LCA100K Compacted Array Plus Series Description The LCA100K Compacted A rray Plus Series is an HCMOS Array-Based ASIC A pplicationSpecific Integrated Circuit product offering extremely high performance. The LCA100K Series is m anufactured using 1.0-micron
|
OCR Scan
|
LCA100K
D24932
LCA100182
LEA100K
LSI CMOS GATE ARRAY
LCA100066
LCA100135
82385
gic 1990
D24932
D2493
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LSI LOGIC LCA100K Compacted Array Plus Series 0.7-Micron HCMOS Preliminary The LCA100K Compacted Array Plus series is an HCMOS array-based ASIC product offering ex tremely high performance, combined with very high gate counts. The LCA100K series is manufactured
|
OCR Scan
|
LCA100K
|
PDF
|
74189 ram
Abstract: ram 74189 74189 ttl 74189 74189 ram 16 grid tie inverter schematics 74189 memory 0m02 74280 pin detail grid tie inverters circuit diagrams
Text: LC A 100K Com pacted .T M A rray P lu s7 Evaluation D evice T ST LOGIC Preliminary Introduction The LCA100K HCMOS Evaluation Array contains a variety of common logic functions that allow a user to evaluate the performance of the LCA100K Com pacted Array Plus series from LSI Logic Corpora
|
OCR Scan
|
LCA100K
B3-0S03a
O13895
74189 ram
ram 74189
74189
ttl 74189
74189 ram 16
grid tie inverter schematics
74189 memory
0m02
74280 pin detail
grid tie inverters circuit diagrams
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CFB1020B CFB1020B ALU GENERAL DESCRIPTION: 16-BIT 100181 ALU CFB1020B is logically identical to the National Fairchild 100181, except for the absence of the output latches and the latch enable input signal. CFB1020B arithmetic logic unit (ALU) performs four binary for
|
OCR Scan
|
CFB1020B
16-BIT
CFB1020B
LCA100K)
|
PDF
|
CFT1812A
Abstract: No abstract text available
Text: CFT1812A CFT1812A ALU GENERAL DESCRIPTION: 32-BIT 74181 TYPE ALU, USING CLA CFT1812A is logically identical to the TI74181, except it operates on two 32-bit words instead of two 4bit words. The CFT1812A Arithmetic Logic Unit ALU performs 32 logical and 32 binary arithmetic
|
OCR Scan
|
CFT1812A
32-BIT
CFT1812A
TI74181,
LCA100K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CFA3680A CFA3680A 29368 GENERAL DESCRIPTION: AM29368 1-MEGABIT DRAM CONTROLLER CFA3680A is designed to be fully compatible functionally with the AMD AM29368 DRAM controller. ItiscompatibleinI/Osalso,exceptforthefollowing: 1. The extra input, TPCEN, isadded to enable counting of the internal column and bank counters with the
|
OCR Scan
|
CFA3680A
AM29368
CFA3680A
CFA3680A)
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: CFC1020B SHIFTER CFC1020B GENERAL DESCRIPTION: 32-BIT BARREL SHIFTER CFC1020B performs a 32-bit end-around shift, or what is commonly known as a barrel shift There are 5 control lines S16, S8, S4, S2 and SI to determine how many places to the left the 32-bit inputs (R31:0)
|
OCR Scan
|
CFC1020B
32-BIT
CFC1020B
LCA100K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CFI2540E CFI2540E 8254 GENERAL DESCRIPTION: INTEL 8254 CFI2540E is composed of three identical but independent counters. Each has six programmable timer modes to be applied to solve the common timing control problems in microcomputer systems, or to be used as an event counter, elapsed time indicator, or programmable rate generator, and in many other
|
OCR Scan
|
CFI2540E
CFI2540E
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CFN0450E CFN0450E 16450 GENERAL DESCRIPTION: ASYNCHRONOUS COMMUNICATION ELEMENT ACE CFN0450E is designed to be fully compatible with NS16450 asynchronous communication element (ACE). PIN CONNECTION DIAGRAM: CFN0450E DI7,6(4.96,5) DI5(6.94,7) DI4(7.94,8)
|
OCR Scan
|
CFN0450E
CFN0450E
NS16450
|
PDF
|
3 bit magnitude comparator
Abstract: No abstract text available
Text: CFC2200B CFC2200B COMP GENERAL DESCRIPTION: 32-BIT MAGNITUDE COMPARATOR CFC2200B is a magnitude comparator which compares two 32-bit binary numbers and yields three outputs A>B, A<B, A=B . PIN CONNECTION DIAGRAM: CFC2200B (3,2) )-B31:25(2,2) B24,8(1,1) >—
|
OCR Scan
|
CFC2200B
32-BIT
CFC2200B
------B31
3 bit magnitude comparator
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LSI LOGIC LPA100K Pad-Limited Array Series T h e L P A 100 K P ad -Lim ited A rra y-B a se d A S IC A pp lica tion -S pe cific Integrated C ircuit series is a high I/O de nsity pro du ct offering solutio ns fo r 5 V I/O lim ited designs. The LP A 100 K fa m ily targe ts de sig ns th a t
|
OCR Scan
|
LPA100K
530MA0M
|
PDF
|
16 bit carry select adder
Abstract: 4 bit carry select adder 32 bit carry adder
Text: CFB0220B CFB0220B ADDER GENERAL DESCRIPTION: 16-BIT CARRY SELECT ADDER CFB0220B uses a last carry select algorithm to perform the addition of two 16-bit numbers. PIN CONNECTION DIAGRAM: CFB0220B 6,4 Cl (3.2) * + rrPE-ciB] ITFE-CIB] - Uses carry select algorithm
|
OCR Scan
|
CFB0220B
16-BIT
CFB0220B
16 bit carry select adder
4 bit carry select adder
32 bit carry adder
|
PDF
|
LFT150K
Abstract: LSI LOGIC CORP TTL Logic Family list
Text: Chapter 1 Introduction to the LFT150K FasTest Array Series This databook is a catalog of macrocells and macrofunctions used in LSI Logic’s LFT150K FasTest array series. The LFT150K FasTest product family uses CrossCheck Technology, Incorporated’s patented embedded
|
OCR Scan
|
LFT150K
LFT150190
LFT150147
LFT150109
LSI LOGIC CORP
TTL Logic Family list
|
PDF
|
CFB1050A
Abstract: CI011 ci 404
Text: CFB1050A AU GENERAL DESCRIPTION: 16-BIT ARITHMETIC UNIT CFBltiSOA uses a 16-bit fast cany select adder to perform the arithmetic operations. A-B, A+l, and A-l arithmetic operations for A. CFB1050A It performs A+B, PIN CONNECTION DIAGRAM: CFB10S0A 6,4 ) _
|
OCR Scan
|
CFB1050A
16-BIT
CFB10S0A
LCA100K
CFB1050A
CI011
ci 404
|
PDF
|
alu 74181 pin diagram
Abstract: No abstract text available
Text: CFT1813B CFT1813B ALU GENERAL DESCRIPTION: 32-BIT 74181 TYPE ALU, USING CARRY SELECT ADDER CFT1813B has logic functions and arithmetic operations which are fully compatible with TI74181 ALU except that the A=B output the detail information about A=B is on the bottom of this file .
|
OCR Scan
|
CFT1813B
32-BIT
CFT1813B
TI74181
TI74181,
CFT1814A
alu 74181 pin diagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CFS0530A CFS0530A FIFO GENERAL D ESC R IPTIO N : 2 x 32 FIFO USING FALLTHRU LOGIC CFS0530A is a 2 x 32 FIFO first-in first-out . It has separate read (RDN) and write (WRN) clocks which are completely independent (can be asychronous). This FIFO uses a fall-through algorithm in which
|
OCR Scan
|
CFS0530A
CFS0530A
LCA100K
|
PDF
|