MCGA-349
Abstract: atmel 951 MCGA-472
Text: MCGA 472 Multi Layer Column Grid Array MCGA Package Drawings Code: 2C Date: 24/04/03 Rev. C 4267B–AERO–06/04 1 MCGA349 Code: 2E Date: 06/2003 2 4267B–AERO–06/04 Standard Notes for MCGA 1. All dimensioning and tolerancing conform to ANSI Y14.5 - 1994.
|
Original
|
4267B
MCGA349
SP-010.
MCGA-349
atmel 951
MCGA-472
|
PDF
|
atmel 951
Abstract: 4267C mcga
Text: MCGA 472 Multi Layer Column Grid Array MCGA Package Drawings Code: 2C and 2G (grounded lid) Date: 24/04/03 Rev. C 4267C–AERO–07/07 1 MCGA349 Code: 2E and 2H (grounded lid) Date: 06/2003 2 4267C–AERO–07/07 MCGA625 Code : 2F (grounded lid) Date : 27/03/2007
|
Original
|
4267C
MCGA349
MCGA625
SP-010.
atmel 951
mcga
|
PDF
|
CQFP352
Abstract: QFP352 MCGA349 MCGA-349 adc controller vhdl code atmel 268 AT7913 CQFP352 package vhdl code 64 bit FPU SPARC v8 architecture BLOCK DIAGRAM
Text: ATMEL AT7913E SpaceWire Remote Terminal Controller RTC DATASHEET Features • LEON2-FT Sparc V8 Processor • • • • • • • • • • • 5 stage pipeline 4K instruction caches / 4K data caches Meiko FPU Interrupt Controller Uart serial links
|
Original
|
AT7913E
32-bit
8bit/16bit
200Mbit/s
CQFP352
QFP352
MCGA349
MCGA-349
adc controller vhdl code
atmel 268
AT7913
CQFP352 package
vhdl code 64 bit FPU
SPARC v8 architecture BLOCK DIAGRAM
|
PDF
|
AT697
Abstract: D2578 AT6014F 56 pin edac connector hasp AT49BV802A D3088 AT49BV802 AT697-EVAB pinout socket 754
Text: AT697 Evaluation Board . User Manual Section 1 Overview. 1-2 1.1 Features .1-2
|
Original
|
AT697
7540C
D2578
AT6014F
56 pin edac connector
hasp
AT49BV802A
D3088
AT49BV802
AT697-EVAB
pinout socket 754
|
PDF
|
AT697
Abstract: AT697F AT697E 4426D ASR16
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture • • • • • • • • • • • • • • – LEON2-FT 1.0.13 compliant – 8 Register Windows Advanced Architecture: – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache
|
Original
|
32-bit
24-bit
33MHz
32/64-bit
4426D
AT697
AT697F
AT697E
ASR16
|
PDF
|
AT7913
Abstract: AT7913E2U-E VSB32 AT7913e SpaceWire AT697 7833F MCGA-349 AT7913E-2H-E atmel edac
Text: Features • LEON2-FT Sparc V8 Processor • • • • • • • • • • • • • – 5 stage pipeline – 4K instruction caches / 4K data caches – Meiko FPU – Interrupt Controller – Uart serial links – 32-bit Timers – Memory interface
|
Original
|
32-bit
8bit/16bit
200Mbit/s
7833F
AT7913
AT7913E2U-E
VSB32
AT7913e
SpaceWire
AT697
MCGA-349
AT7913E-2H-E
atmel edac
|
PDF
|
DIGITAL IC TESTER report for project
Abstract: atmel 504 IO33 ATC18RHA 4261C virage IO33
Text: Features • Comprehensive Library of Standard Logic and I/O Cells • ATC18RHA Core and IO18 pads Designed to Operate with VDD = 1.8V +/- 0.15V as Main • • • • • • • • • • • • • • Condition IO33 Pad Libraries Provide Interfaces to 3.3+/-0.3V Environments
|
Original
|
ATC18RHA
655Mbps)
4261C
DIGITAL IC TESTER report for project
atmel 504
IO33 ATC18RHA
virage
IO33
|
PDF
|
SDRAM edac
Abstract: AT697 Radiation report AT697 AT697E AT697F SPARC T4-2 at697e-2h-e MQFP256
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture – 8 Register Windows • Advanced Architecture: • • • • • • • • • • • • – On-chip Amba Bus – 5 Stage Pipeline – 32 KB 4-way associative Instruction Cache – 16 KB 2-way associative Data Cache
|
Original
|
32-bit
24-bit
33MHz
32/64-bit
4226H
SDRAM edac
AT697 Radiation report
AT697
AT697E
AT697F
SPARC T4-2
at697e-2h-e
MQFP256
|
PDF
|
AMBA APB UART
Abstract: atmel 018 AT697 AT697E pinout socket 754 D1313 sparc v8 SPARC v8 architecture BLOCK DIAGRAM D22A
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture • • • • • • • • • • • • • – LEON2-FT 1.0.13 compliant – 8 Register Windows Advanced Architecture: – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache
|
Original
|
32-bit
24-bit
33MHz
32/64-bit
4226BS
AMBA APB UART
atmel 018
AT697
AT697E
pinout socket 754
D1313
sparc v8
SPARC v8 architecture BLOCK DIAGRAM
D22A
|
PDF
|
RY 227
Abstract: ROUND ROBIN ARBITRATION AND FIXED PRIORITY "RY 227" at697f AT697F-KG-E 0722402VYC 5962-0722402vyc AT697 AT697F-2H-E ATC18RHA
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture – 8 Register Windows • Advanced Architecture: • • • • • • • • • • • • • – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache – 32 kbyte Multi-sets Instruction Cache
|
Original
|
32-bit
Two32-bit
32-bitTimer
33MHz
32/64-bit
7703D
RY 227
ROUND ROBIN ARBITRATION AND FIXED PRIORITY
"RY 227"
at697f
AT697F-KG-E
0722402VYC
5962-0722402vyc
AT697
AT697F-2H-E
ATC18RHA
|
PDF
|
MCGA-349
Abstract: MQFPF196 988000
Text: Pages 1 to 29 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, GATE ARRAY/EMBEDDED ARRAY BASED ON TYPE MH1RT ESCC Detail Specification No. 9202/076 Issue 2 July 2007 Document Custodian: European Space Agency - see https://escies.org ESCC Detail Specification No. 9202/076
|
Original
|
|
PDF
|
DIGITAL IC TESTER report for project
Abstract: ATMEL 644 IO33 4261F ATC18RHA Genesys Logic MQFP-F196 5962-06B02 atmel 216 4261b
Text: Features • • • • • • • • • • • • • • • • Comprehensive Library of Standard Logic and I/O Cells ATC18RHA Core pads Designed to Operate with VDD = 1.8V +/- 0.15V as Main Condition IO33 Pad Libraries Provide Interfaces to 3.3+/-0.3V and 2.5 +/- 0.25V Environments
|
Original
|
ATC18RHA
655Mbps)
4261F
DIGITAL IC TESTER report for project
ATMEL 644
IO33
Genesys Logic
MQFP-F196
5962-06B02
atmel 216
4261b
|
PDF
|
at697f
Abstract: QFP256 DIMENSION ISEL04 xor ttl 74 AT697F-KG-E 0X6C000000 QFP256 Package
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture – 8 Register Windows • Advanced Architecture: • • • • • • • • • • • • • – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache – 32 kbyte Multi-sets Instruction Cache
|
Original
|
32-bit
Two32-bit
32-bitTimer
33MHz
32/64-bit
7703C
at697f
QFP256 DIMENSION
ISEL04
xor ttl 74
AT697F-KG-E
0X6C000000
QFP256 Package
|
PDF
|
DIGITAL IC TESTER report for project
Abstract: MCGA349 PL33RXZ atmel 504 ATMEL 644 ATC18RHA 5962-06B02 MQFP-T352 IO33 mcga
Text: Features • • • • • • • • • • • • • • • • Comprehensive Library of Standard Logic and I/O Cells ATC18RHA Core pads Designed to Operate with VDD = 1.8V +/- 0.15V as Main Condition IO33 Pad Libraries Provide Interfaces to 3.3+/-0.3V and 2.5 +/- 0.25V Environments
|
Original
|
ATC18RHA
655Mbps)
4261E
DIGITAL IC TESTER report for project
MCGA349
PL33RXZ
atmel 504
ATMEL 644
5962-06B02
MQFP-T352
IO33
mcga
|
PDF
|
|
AT697
Abstract: 4226G AT697F D3/220 DC Kit AT697E MQFP-256 atmel edac D10136
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture • • • • • • • • • • • • • • – LEON2-FT 1.0.13 compliant – 8 Register Windows Advanced Architecture: – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache
|
Original
|
32-bit
24-bit
33MHz
32/64-bit
4226G
AT697
AT697F
D3/220 DC Kit
AT697E
MQFP-256
atmel edac
D10136
|
PDF
|
5962-0722402vyc
Abstract: AT697F bootstrap AT697F 5962-0722402QYC ufc 101 vc 5962R0722402VYC AT697F-KG-E SDRAM edac 5962-0722402QXB MCGA349
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture – 8 Register Windows • Advanced Architecture: • • • • • • • • • • • • – On-chip Amba Bus – 5 Stage Pipeline – 32 KB 4-way associative Instruction Cache – 16 KB 2-way associative Data Cache
|
Original
|
32-bit
33MHz
32/64-bit
7703E
5962-0722402vyc
AT697F bootstrap
AT697F
5962-0722402QYC
ufc 101 vc
5962R0722402VYC
AT697F-KG-E
SDRAM edac
5962-0722402QXB
MCGA349
|
PDF
|
mcga
Abstract: MCGA-349 MCGA472 MQFPF196 MCGA349 bi 370 transistor MQFPT352 988000 E1 3007
Text: Pages 1 to 29 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, GATE ARRAY/EMBEDDED ARRAY BASED ON TYPE MH1RT ESCC Detail Specification No. 9202/076 Issue 3 March 2010 Document Custodian: European Space Agency - see https://escies.org ESCC Detail Specification No. 9202/076
|
Original
|
|
PDF
|
AT697
Abstract: SPARC T4-2 AT697E PCIDMA AT697F AT697F PCI 86MIPS SDRAM edac
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture • • • • • • • • • • • • • • – LEON2-FT 1.0.13 compliant – 8 Register Windows Advanced Architecture: – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache
|
Original
|
32-bit
24-bit
33MHz
32/64-bit
4226E
AT697
SPARC T4-2
AT697E
PCIDMA
AT697F
AT697F PCI
86MIPS
SDRAM edac
|
PDF
|
AT697
Abstract: AT697E 86MIPS ASR-24
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture • • • • • • • • • • • • • • – LEON2-FT 1.0.13 compliant – 8 Register Windows Advanced Architecture: – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache
|
Original
|
32-bit
24-bit
33MHz
32/64-bit
4226C
AT697
AT697E
86MIPS
ASR-24
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • SPARC V8 High Performance Low-power 32-bit Architecture • • • • • • • • • • • • • • – LEON2-FT 1.0.13 compliant – 8 Register Windows Advanced Architecture: – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache
|
Original
|
32-bit
24-bit
33MHz
32/64-bit
4226Dâ
|
PDF
|
9202076
Abstract: TH1M156ER LGA-349 LGA-472 Po11 T MCGA-349 max 3734 TH1M242ER MQFPT352 324A1
Text: Pages 1 to 34 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS, GATE ARRAY/EMBEDDED ARRAY BASED ON TYPE MH1RT ESCC Detail Specification No. 9202/076 Issue 4 November 2010 Document Custodian: European Space Agency - see https://escies.org ESCC Detail Specification No. 9202/076
|
Original
|
|
PDF
|
M Meiko
Abstract: AT7913 AT7913E2U-E vhdl code 64 bit FPU AT7913E2H-SV EL B17
Text: Features • LEON2-FT Sparc V8 Processor • • • • • • • • • • • • • – 5 stage pipeline – 4K instruction caches / 4K data caches – Meiko FPU – Interrupt Controller – Uart serial links – 32-bit Timers – Memory interface
|
Original
|
32-bit
8bit/16bit
200Mbit/s
7833C
M Meiko
AT7913
AT7913E2U-E
vhdl code 64 bit FPU
AT7913E2H-SV
EL B17
|
PDF
|