SCAA048
Abstract: LVP110 CDCLVP110 JESD51-7 SZZA013
Text: Application Report SCAA057 – August 2002 PCB Layout Guidelines for CDCLVP110 Gerhard Kaser High Performance Analog/CDC ABSTRACT This application note describes various electrical and thermal performance considerations for TI’s CDCLVP110. In addition, it provides recommendations for PCB layout as well as
|
Original
|
PDF
|
SCAA057
CDCLVP110
CDCLVP110.
CDVLP110
SCAA048
LVP110
CDCLVP110
JESD51-7
SZZA013
|
CDCLVP110
Abstract: CDCLVP110MVFR LVEP111 MC100 PTN1111 SCAA056
Text: CDCLVP110 www.ti.com SCAS683D – JUNE 2002 – REVISED JANUARY 2011 Low-Voltage 1:10 LVPECL/HSTL With Selectable Input Clock Driver Check for Samples: CDCLVP110 FEATURES 1 • • • • • • • • • Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL Clock
|
Original
|
PDF
|
CDCLVP110
SCAS683D
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
CDCLVP110MVFR
LVEP111
PTN1111
SCAA056
|
CDCLVP110
Abstract: LVEP111 MC100 PTN1111 SCAA056 S-PQFP-G32 scas683
Text: CDCLVP110 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER SCAS683 A– JUNE 2002 – REVISED AUGUST 2002 D Distributes One Differential Clock Input D D D D D D D Q3 Q3 Q4 Q4 Q5 Q5 Q6 Q6 Pair LVPECL/HSTL to Ten Differential LVPECL Clock Outputs
|
Original
|
PDF
|
CDCLVP110
SCAS683
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
LVEP111
PTN1111
SCAA056
S-PQFP-G32
|
CDCLVP110
Abstract: CDCLVP110VF LVEP111 MC100 PTN1111 SCAA056
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
CDCLVP110VF
LVEP111
PTN1111
SCAA056
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|
INSSTE32882
Abstract: maxim dallas 2501 P16CV SY100EL16 SN65MLVD201 SN65EPT22 INCU877 INCUA877 ttl crystal oscillator using 7404 P16CV857B
Text: Clocks and Timing Guide www.ti.com/clocks 2Q 2009 2 Clocks and Timing Guide ➔ Clocks and Timing Selection Tree Clocks by Function Clock Distribution Non- PLL Fanout Buffers PLL Buffers RF Synthesizers Clock Generation General Purpose Generator/Synthesizer
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683D – JUNE 2002 – REVISED JANUARY 2011 Low-Voltage 1:10 LVPECL/HSTL With Selectable Input Clock Driver Check for Samples: CDCLVP110 FEATURES 1 • • • • • • • • • Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL Clock
|
Original
|
PDF
|
CDCLVP110
SCAS683D
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|
CDCLVP110
Abstract: CDCLVP110MVFR LVEP111 MC100 PTN1111 SCAA056
Text: CDCLVP110 www.ti.com SCAS683B – JUNE 2002 – REVISED JANUARY 2010 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER Check for Samples: CDCLVP110 FEATURES 1 • • • • • • • • • Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL Clock
|
Original
|
PDF
|
CDCLVP110
SCAS683B
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
CDCLVP110MVFR
LVEP111
PTN1111
SCAA056
|
INSSTE32882
Abstract: maxim dallas 2501 insstua32866 INSSTU32864 INSSTU32866 ttl crystal oscillator using CIRCUIT DIAGRAM INCUA877 ps 2501 dallas GSM home automation block diagram INCU877
Text: Clocks and Timing Guide www.ti.com/clocks 2Q 2009 2 Clocks and Timing Guide ➔ Clocks and Timing Selection Tree Clocks by Function Clock Distribution Non- PLL Fanout Buffers PLL Buffers RF Synthesizers Clock Generation General Purpose Generator/Synthesizer
|
Original
|
PDF
|
|
CDCLVP110
Abstract: CDCLVP110VF LVEP111 MC100 PTN1111 SCAA056
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
CDCLVP110VF
LVEP111
PTN1111
SCAA056
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683D – JUNE 2002 – REVISED JANUARY 2011 Low-Voltage 1:10 LVPECL/HSTL With Selectable Input Clock Driver Check for Samples: CDCLVP110 FEATURES 1 • • • • • • • • • Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL Clock
|
Original
|
PDF
|
CDCLVP110
SCAS683D
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|
PN9000
Abstract: HP8656B HP6624A system DC power supply pn9000 Absolute Phase Noise Measurements 11801C SCAA059 MC100EP SCAU007 Aeroflex PN9000 HP6624A
Text: Application Report SCAA068 – August 2003 Advantage of Using TI’s Lowest Jitter Differential Clock Buffer Heather McClendon/Kal Mustafa High Performance Analog/CDC ABSTRACT This application report presents various jitter and phase noise measurements of three
|
Original
|
PDF
|
SCAA068
PN9000
HP8656B
HP6624A system DC power supply
pn9000 Absolute Phase Noise Measurements
11801C
SCAA059
MC100EP
SCAU007
Aeroflex PN9000
HP6624A
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|
|
CDCLVP110
Abstract: CDCLVP110VF LVEP111 MC100 PTN1111 SCAA056
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
CDCLVP110VF
LVEP111
PTN1111
SCAA056
|
CDCLVP110
Abstract: LVEP111 MC100 PTN1111 SCAA056
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
LVEP111
PTN1111
SCAA056
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683C – JUNE 2002 – REVISED NOVEMBER 2010 Low-Voltage 1:10 LVPECL/HSTL With Selectable Input Clock Driver Check for Samples: CDCLVP110 FEATURES 1 • • • • • • • • • Distributes One Differential Clock Input Pair
|
Original
|
PDF
|
CDCLVP110
SCAS683C
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|
SCAA056
Abstract: CDCLVP110 CDCLVP110VF LVEP111 MC100 PTN1111
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
SCAA056
CDCLVP110VF
LVEP111
PTN1111
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683D – JUNE 2002 – REVISED JANUARY 2011 Low-Voltage 1:10 LVPECL/HSTL With Selectable Input Clock Driver Check for Samples: CDCLVP110 FEATURES 1 • • • • • • • • • Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL Clock
|
Original
|
PDF
|
CDCLVP110
SCAS683D
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
|
Untitled
Abstract: No abstract text available
Text: CDCLVP110 www.ti.com SCAS683A – JUNE 2002 – REVISED AUGUST 2002 LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER FEATURES • • • • • • • • • DESCRIPTION Distributes One Differential Clock Input Pair LVPECL/HSTL to 10 Differential LVPECL
|
Original
|
PDF
|
CDCLVP110
SCAS683A
32-Pin
MC100
EP111,
ES6111,
LVEP111,
PTN1111
CDCLVP110
|