Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SN74SSTUB32866
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SN74SSTUB32866
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SN74SSTUB32866
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
|
Q11A
Abstract: SB866 SN74SSTUB32866 SN74SSTUB32866ZKER SN74SSTUB32866ZWLR D8-D13 D8-D10
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
Q11A
SB866
SN74SSTUB32866
SN74SSTUB32866ZKER
SN74SSTUB32866ZWLR
D8-D13
D8-D10
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SN74SSTUB32866
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SN74SSTUB32866
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SN74SSTUB32866
|
SB866
Abstract: D8-D13 Q11A SN74SSTUB32866 SN74SSTUB32866ZKER SN74SSTUB32866ZWLR
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SB866
D8-D13
Q11A
SN74SSTUB32866
SN74SSTUB32866ZKER
SN74SSTUB32866ZWLR
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 w w w .t i.c om SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SN74SSTUB32866
|
Untitled
Abstract: No abstract text available
Text: SN74SSTUB32866 www.ti.com SCAS792C – OCTOBER 2006 – REVISED NOVEMBER 2007 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • Configurable as 25-Bit 1:1 or 14-Bit 1:2
|
Original
|
PDF
|
SN74SSTUB32866
SCAS792C
25-BIT
14-Bit
SN74SSTUB32866
|