SN54AHC00
Abstract: SN74AHC00
Text: SN54AHC00, SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS227A – OCTOBER 1995 – REVISED MARCH 1996 D D D SN54AHC00 . . . J OR W PACKAGE SN74AHC00 . . . D, DB, N, OR PW PACKAGE TOP VIEW Operating Range: 2-V to 5.5-V VCC EPIC (Enhanced-Performance Implanted
|
Original
|
SN54AHC00,
SN74AHC00
SCLS227A
SN54AHC00
JESD-17
MIL-STD-883C,
300-mil
SN54AHC00
SN74AHC00
|
PDF
|
SN74ALVCH162245
Abstract: Schottky Barrier Diode Bus-Termination Array SN7400 CLOCKED SLLS210 SCAD001D TEXAS INSTRUMENTS SN7400 SERIES buffer SN74LVCC4245 sn74154 SDAD001C SN7497
Text: Section 4 Logic Selection Guide ABT – Advanced BiCMOS Technology . . . . . . . . . . . . . . . . . . . . . . . . . . 4–3 ABTE/ETL – Advanced BiCMOS Technology/ Enhanced Transceiver Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9
|
Original
|
|
PDF
|
SN74HC02 Spice model
Abstract: philips semiconductor data handbook SDAD001C SDFD001B SCAD001D SN7497 spice model SN74AHC14 spice Transistor Crossreference SLLS210 ci ttl sn74ls00
Text: LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE FIRST QUARTER 1997 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest
|
Original
|
|
PDF
|
Q1055
Abstract: SN54AHC00 SN74AHC00
Text: SN54AHC00, SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS227A - OCTOBER 1995 - REVISED MARCH 1996 • • Operating Range: 2-V to 5.5-V Vcc EPIC Enhanced-Performance Implanted CMOS Process High Latch-Up Immunity Exceeds 250 mA Per JEDEC Standard JESD-17
|
OCR Scan
|
SN54AHC00,
SN74AHC00
SCLS227A
JESD-17
MIL-STD-883C,
300-mil
AHC00
SN54AHC00
character1996
Q1055
SN74AHC00
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54AHC00, SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES S C LS 227A -OCTOBER 1995 - REVISED MARCH 1996 Operating Range 2-V to 5.5-V Vcc CP/C Enhanced-Performance Implanted CMOS Proceas High Latch-Up Immunity Exceeds 250 mA Per JEDEC Standard JESD-17
|
OCR Scan
|
SN54AHC00,
SN74AHC00
JESD-17
MIL-STD-883C,
300-mil
AHC00
SN54AHC00
|
PDF
|