Texas Instruments TTL
Abstract: texas instruments 74LS612 TMS4500 sn74als966 sunny SCO 020 IC PAL 006A tms4500a SN74AS888 A61686 74ls610
Text: SDVD001 .LSI Logic Data Book 1986 ~ TEXAS INSTRUMENTS General Information LSI Devices Application Reports Mechanical Data LSI Logic Data Book TEXAS INSTRUMENTS IMPORTANT NOTICE Texas Instruments Til reserves the right to make changes in the devices or the device specifications identified in this publication
|
Original
|
SDVD001
11----I
11M/S
SDV011DV600R
Texas Instruments TTL
texas instruments 74LS612
TMS4500
sn74als966
sunny SCO 020
IC PAL 006A
tms4500a
SN74AS888
A61686
74ls610
|
PDF
|
74ALS6302
Abstract: la 7184 74ALS6301 M 6302 XP 74als630
Text: SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS D 2 9 0 0 . JA N U A R Y 1 9 8 6 —REVISED M A R C H 1 9 8 8 Provides Control for 16K, 64K. 256K, and 1M Dynamic RAMs SN 74ALS6301, S N 7 4A LS 6 30 2 . . Highest-Order Two-Address Bits Select One of Four Banks of RAMs
|
OCR Scan
|
SN74ALS6301,
SN74ALS6302
74ALS6301,
74ALS6302
la 7184
74ALS6301
M 6302 XP
74als630
|
PDF
|
sn74als6301
Abstract: sn74als6302
Text: SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS D 2 9 0 0 , JA N U A R Y 1 9 8 6 -R E V IS E D M ARCH 1 98B Provides C ontrol for 1 6 K , 6 4 K . 2 5 6 K , and 1 M D yn am ic R A M s SN74ALS6301. S N 74A L S 63 02. . H igh est-O rder T w o -A d d re ss Bits S elect One
|
OCR Scan
|
SN74ALS6301,
SN74ALS6302
SN74ALS6301.
ALS6301
ALS6302
sn74als6301
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRODUCT PREVIEW SN54ALS6301, SN74ALS6301, SN54ALS6302, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS D 2 9 0 0 , JA N U A R Y 1 9 8 6 Provides Control for 16K, 64 K , 2 5 6 K , and 1M Dynamic RAMs S N 54A LS 6301, SN 54A LS 6302 . . J D PAC KA G E S N 7 4 A L S 6 3 0 1 , S N 7 4 A L S 6 3 0 2 . . . J P OR N P AC KA G E
|
OCR Scan
|
SN54ALS6301,
SN74ALS6301,
SN54ALS6302,
SN74ALS6302
52-Pin
|
PDF
|
LS6301
Abstract: str w 6553 a M 6302 XP
Text: SN74ALS6301, SN74ALS6302 DYNAMIC MEMORY CONTROLLERS D 2 9 0 0 , J A N U A R Y 1 9 8 6 - R E V IS E D M A R C H 1 9 8 8 P ro vides Control for 1 6 K , 6 4 K , 2 5 6 K . and S N 7 4 A L S 6 3 0 1 . S N 7 4 A L S 6 3 0 2 . . . J D OR N P A C K A G E 1M D y n am ic R A M s
|
OCR Scan
|
SN74ALS6301,
SN74ALS6302
52-Pin
LS6301
str w 6553 a
M 6302 XP
|
PDF
|
TMS44C256
Abstract: TMS44C256-10 TMS44C256-80 44C256
Text: TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY ‘jM G S l'M C D Q1 I u 1 DQ4 W ; 3 18 ' D Q 3 V SS DQ2 I 7 RAS ! 9 R E AD 13 j A 6 12 j A5 TIM E T IM E TIM E OR ta R ta (C ) 'a (C A ) W R IT E A3 [ 9 (tC A A ) CYCLE (M A X ) (M A X ) (M IN)
|
OCR Scan
|
TMS44C256
144-WORD
TMS44C256s
TMS44C256N
TMS44C256-10
TMS44C256-80
44C256
|
PDF
|
TMS44C256
Abstract: sn74als6302 TMS4C1024
Text: TMS4C1024, TMS4C1025, TMS4C1027 1,048,576 BIT DYNAMIC RANDOM-ACCESS MEMORIES M A Y 1 9 8 6 —REVISED M A Y 1 9 8 8 1,048.576 x 1 Organization Dynamic RAMs N PACKAGE TOP VIEW Single 5-V Supply (10% Tolerance) DC 1 U l 8 H v ss 1 7 HQ w c 2 16 ] C A S RAS C 3
|
OCR Scan
|
TMS4C1024,
TMS4C1025,
TMS4C1027
TMS4C1024--Enhanced
TMS44C256
sn74als6302
TMS4C1024
|
PDF
|
TMS44C256
Abstract: TMS44C256-10 bojf tms44c251
Text: • a ^ L lT S S Q O T b 'n ? Q ■ TMS44C256, TMS44C257 262,144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES INSTR 2 SE ASIC/MEMORY N PACKAGE (TOP VIEW) 262,144 x 4 Organization Single 5-V Supply (10% Tolerance) DQlC 1 Ü 20 ]Vss DQ2[ 2 193 004 wC 3 18 ]DQ3
|
OCR Scan
|
TMS44C256,
TMS44C257
144-WORD
TMS44C25
TMS44C
TMS44C2S
TMS44C256
512-Cycle
TMS44C256-10
bojf
tms44c251
|
PDF
|
TMS4C1024
Abstract: TMS4C1025-80 TMS4C1024-80 TMS4C1024-12 TMS4C1024/5/7S
Text: TMS4C1024, TMS4C1025, TMS4C1027 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES S M G S 0 2 4 F — MAY 1986 — R E V IS E D N O V E M B E R 1990 1 048 576 x D[ 1 W[ 2 1 Organization U RAS [ 3 Single 5-V Supply 10% Tolerance Performance Ranges: TMS4C1024-60
|
OCR Scan
|
TMS4C1024,
TMS4C1025,
TMS4C1027
576-BIT
TMS4C1024/5/7S
TMS4C1024
TMS4C1025-80
TMS4C1024-80
TMS4C1024-12
|
PDF
|
TMS44C256
Abstract: tms44
Text: TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C x DQ1 [ 1 Single 5-V Supply 10% Tolerance T M S 44 C 256 -60 T M S 44 C 256 -70 T M S 44 C 256 -80 T M S 44 C 256 -10 TM S 44 C 256 -12 T IM E ACCESS READ T IM E OR ta(R ) ‘ •(C) <a(CA)
|
OCR Scan
|
TMS44C256
144-WORD
SMGS256C
tms44
|
PDF
|
TMS44C256
Abstract: sn74als6302 TMS4C1024 TMS4C1025-12 S4C1024 190TW TM024EAD9 tms*1024 TMS4C1024-12
Text: 0 ^ 1 7 5 5 007702=1 7 • TMS4C1024, TMS4C1025, TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORIES TEXAS INSTR N PACKAGE TOP VIEW 1,048,676 x 1 Organization Single 5-V Supply (10% Tolerance) • ACCESS ACCESS ACCESS TIME TIME TIME TMS4C102-10 TMS4C102.-12
|
OCR Scan
|
TMS4C1024,
TMS4C1025,
TMS4C1027
576-BIT
86-flE
TMS4C102--10
TMS4C102
TMS4C1024--Enhanced
TMS44C256
sn74als6302
TMS4C1024
TMS4C1025-12
S4C1024
190TW
TM024EAD9
tms*1024
TMS4C1024-12
|
PDF
|
tms4c1024
Abstract: sn74als6302 SN74ALS6301 4C1024 TMS4C1025
Text: TMS4C1024, TMS4C1025, TMS4C1027 1 048 576-BIT DYNAMIC RANDOM-ACCESS MEMORIES S M G S024F — MAY 1986 — R EVISED N O VEM BER 1990 5 0 Package N P ackage Top View This Data Sheet Is Applicable to A ll TMS4C1024/5/7S Symbolized with Revision “D" and Subsequent Revisions as Described
|
OCR Scan
|
TMS4C1024,
TMS4C1025,
TMS4C1027
576-BIT
S024F
TMS4C1024/5/7S
tms4c1024
sn74als6302
SN74ALS6301
4C1024
TMS4C1025
|
PDF
|
74AS888
Abstract: ic vertical la 78141 IC LA 78141 schematic D2822 equivalent sn74as888 74ALS96 74AS SERIES 74LS222 KJE y3 transistor TMS9900
Text: Data Book 1986 Bipolar and CMOS LSI/VLSI * 5» Texas In s t r u m ents General Information LSI Devices Application Reports Mechanical Data LSI Logic Data Book Te x a s In s t r u m e n t s IM POR TAN T NOTICE Texas Instrum e nts Tl reserves the righ t to make changes in the
|
OCR Scan
|
SN74AS888/890,
SN74AS897,
16-Bit
74AS-EVM-8
SDV01IDV600R
74AS888
ic vertical la 78141
IC LA 78141 schematic
D2822 equivalent
sn74as888
74ALS96
74AS SERIES
74LS222
KJE y3 transistor
TMS9900
|
PDF
|
