Untitled
Abstract: No abstract text available
Text: 9 SEU Mitigation for Stratix V Devices 2013.05.06 SV51011 Subscribe Feedback This chapter describes the error detection features in Stratix V devices. You can use these features to mitigate single event upset SEU or soft errors. Related Information Stratix V Device Handbook: Known Issues
|
Original
|
PDF
|
SV51011
|
error detection codes
Abstract: M20K "Error Detection" error detection 5SGX
Text: 10. SEU Mitigation in Stratix V Devices SV51011-1.0 This chapter describes how to activate and use the error detection cyclic redundancy check CRC feature when your Stratix V device is in user mode and how to recover from configuration errors caused by CRC errors. The error detection feature is
|
Original
|
PDF
|
SV51011-1
error detection codes
M20K
"Error Detection"
error detection
5SGX
|
lpddr2
Abstract: lpddr2 datasheet lpddr2 phy lpddr2 DQ calibration Datasheet LPDDR2 SDRAM DDR3L "Stratix IV" Package layout footprint HSUL-12 lpddr2 tutorial Verilog code of 1-bit full subtractor
Text: Stratix V Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
PDF
|
2010Altera
lpddr2
lpddr2 datasheet
lpddr2 phy
lpddr2 DQ calibration
Datasheet LPDDR2 SDRAM
DDR3L
"Stratix IV" Package layout footprint
HSUL-12
lpddr2 tutorial
Verilog code of 1-bit full subtractor
|
KF35-F1152
Abstract: 5SGX receiver altLVDS vhdl code scrambler epcq "switch power supply" handbook CD 76 13 CP
Text: Stratix V Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.7 12.0 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
lpddr2 datasheet
Abstract: lpddr2 QSFP optical active cable D-type Connector 25 Pin UniPHY lpddr2 CCPD 33 CB 100MHz lpddr2 spec tsmc 28nm standard io library lpddr2 phy lpddr2 DQ calibration
Text: Stratix V Device Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright © 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
PDF
|
2010Altera
lpddr2 datasheet
lpddr2
QSFP optical active cable
D-type Connector 25 Pin
UniPHY lpddr2
CCPD 33 CB 100MHz
lpddr2 spec
tsmc 28nm standard io library
lpddr2 phy
lpddr2 DQ calibration
|
7411 pin configuration
Abstract: PIN CONFIGURATION 7411 PIN diagram 7411 FIPS-197 M20K MAX1617A MAX1619 MAX6627
Text: Section III. System Integration This section provides information about system integration in Stratix V devices. This section includes the following chapters: • Chapter 8, Hot Socketing and Power-On Reset in Stratix V Devices ■ Chapter 9, Configuration, Design Security, and Remote System Upgrades in
|
Original
|
PDF
|
|
SV51011-1
Abstract: No abstract text available
Text: Stratix V Device Handbook Volume 2: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.4 11.1 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
SV51011-1
Abstract: epcq DDR3L HF1932 SV51009-1 AHDL adder subtractor
Text: Stratix V Device Handbook Volume 2: Device Interfaces and Integration Stratix V Device Handbook Volume 2: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.3 11.0 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
PDF
|
|
EPCQ256
Abstract: No abstract text available
Text: Section III. System Integration This section provides information about system integration in Stratix V devices. This section includes the following chapters: • Chapter 8, Hot Socketing and Power-On Reset in Stratix V Devices ■ Chapter 9, Configuration, Design Security, and Remote System Upgrades in
|
Original
|
PDF
|
|
lpddr2 datasheet
Abstract: lpddr2 lpddr2 phy lpddr2 spec verilog code 8 bit LFSR in scrambler sgmii sfp cyclone SV51005-1 jesd79-3d lpddr2 DQ calibration QSFP CONNECTOR
Text: Stratix V Device Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.1 January 2011 Copyright © 2011Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
PDF
|
2011Altera
lpddr2 datasheet
lpddr2
lpddr2 phy
lpddr2 spec
verilog code 8 bit LFSR in scrambler
sgmii sfp cyclone
SV51005-1
jesd79-3d
lpddr2 DQ calibration
QSFP CONNECTOR
|