Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ZL5012 Search Results

    ZL5012 Datasheets (5)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    ZL50120 Zarlink Semiconductor Telecomm/Datacomm, Other - Datasheet Reference Original PDF
    ZL50120GAG Microsemi Integrated Circuits (ICs) - Interface - Telecom - IC CESOP PROCESSOR 128CH 324BGA Original PDF
    ZL50120GAG Zarlink Semiconductor 32, 64 and 128 channel CESoP processor. Original PDF
    ZL50120GAG Zarlink Semiconductor Interface - Telecom, Integrated Circuits (ICs), IC CESOP PROCESSOR 128CH 324PBGA Original PDF
    ZL50120GAG2 Zarlink Semiconductor Interface - Telecom, Integrated Circuits (ICs), IC CESOP PROCESSOR 128CH 324PBGA Original PDF

    ZL5012 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    EPON ONU

    Abstract: ZL50111 ZL50118 ZL50119 ZL50120 pwe3 PP589
    Text: CESoP PROCESSORS ZL50118/19/20 PRODUCT PREVIEW The ZL50120 family of low-density Circuit Emulation Services-over-Packet processors offers a powerful and flexible approach to carrying TDM voice and data traffic, with associated timing and signaling, across Ethernet, IP, and


    Original     		PDF ZL50118/19/20 ZL50120 ZL50111 PP5890 EPON ONU ZL50118 ZL50119 pwe3 PP589

    AC27

    Abstract: ZL50212 ZL50212GB
    Text: ZL50212 288 Channel Voice Echo Canceller Data Sheet DS5030 Features • • • • • • • • • ZL5012 has nine Echo Voice Processors in a single BGA package. This single device provides 288 channels of 64 msec echo cancellation or 144 channels at 128 msec echo cancellation


    Original     		PDF ZL50212 DS5030 ZL5012 AC27 ZL50212 ZL50212GB

    motorola SG2

    Abstract: E1 PCM encoder echo delay ZL50212 ZL50212GB AC27 AF17-AF18
    Text: ZL50212 288 Channel Voice Echo Canceller Data Sheet Features • • • • • • • • • DS5030 ZL5012 has nine Echo Voice Processors in a single BGA package. This single device provides 288 channels of 64 msec echo cancellation or 144 channels at 128 msec echo cancellation


    Original     		PDF ZL50212 DS5030 ZL5012 motorola SG2 E1 PCM encoder echo delay ZL50212 ZL50212GB AC27 AF17-AF18

    AC27

    Abstract: ZL50212 ZL50212GB dta7
    Text: ZL50212 288 Channel Voice Echo Canceller Data Sheet DS5030 Features • • • • • • • • • • • ZL5012 has nine Echo Voice Processors in a single BGA package. This single device provides 288 channels of 64 msec echo cancellation or 144 channels at 128 msec echo cancellation


    Original     		PDF ZL50212 DS5030 ZL5012 AC27 ZL50212 ZL50212GB dta7

    pc toTv BOX Diagram

    Abstract: ZL50117GAG2 ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50110 ZL50111 ZL50112
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features March 2009 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50115GAG2 ZL50116GAG2 ZL50117GAG2 pc toTv BOX Diagram ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50110 ZL50111 ZL50112

    ZL50110

    Abstract: ZL50111 ZL50112 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features October 2009 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50115GAG2 ZL50116GAG2 ZL50117GAG2 ZL50110 ZL50111 ZL50112 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG

    "L2TP"

    Abstract: No abstract text available
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features May 2008 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50110, ZL50111, ZL50112 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG "L2TP"

    Untitled

    Abstract: No abstract text available
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features August 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG

    ZL50115GAG

    Abstract: ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50110 ZL50111 ZL50114 ZL50118 equivalent
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features November 2004 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50110 ZL50111 ZL50118 equivalent

    0X0806

    Abstract: No abstract text available
    Text: ZLAN-115 Applications of the CESoP Processors Aggregating LAN Traffic with TDM Application Note Contents September 2004 1.0 Packet Interface 2.0 GMII Interface Overview 3.0 Connection to PHYs using GMI 3.1 1000Base-T PHY 3.2 1000Base-X PHY 3.3 1000Base-T and 1000Base-X PHY


    Original     		PDF ZLAN-115 1000Base-T 1000Base-X ZL50110/11/14/18/19/20 0X0806

    ZLAN-36

    Abstract: GMII layout
    Text: ZLAN-36 Application of the CESoP Processors MAC-to-MAC Connections Application Note Contents February 2005 10/100/1000 Mbit/s Ethernet network. However, any of the MAC interfaces on the CESoP devices may be connected directly to another MAC interface. The ability


    Original     		PDF ZLAN-36 ZL5011x ZL50110/11/14/15/16/17/18/19/20 GMII layout

    88E1043

    Abstract: 1000BASE-X 1000BASE 88E1020S Gigabit Ethernet PHY 88E1020 "Gigabit Ethernet" 1000base-sx marvell alaska ZL50118
    Text: ZLAN-61 Applications of the CESoP Processors Supporting 1000Base-X using GMII Application Note May 2005 Contents 1.0 Packet Interface 1.0 Packet Interface 2.0 GMII Interface Overview 3.0 Connection to PHYs using GMI 3.1 1000Base-T PHY 3.2 1000Base-X PHY 3.3 1000Base-T and 1000Base-X PHY


    Original     		PDF ZLAN-61 1000Base-X 1000Base-T ZL50110/11/14 ZL50115/16/17/18/19/20 88E1043 1000BASE 88E1020S Gigabit Ethernet PHY 88E1020 "Gigabit Ethernet" 1000base-sx marvell alaska ZL50118

    ZL50118 Programmers Model

    Abstract: ZL50118 ZL50110 ZL50111 ZL50114 ZL50118GAG ZL50119 ZL50119GAG ZL50120 ZL50120GAG
    Text: ZL50118/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features September 2004 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50118/19/20 ZL50118GAG ZL50119GAG ZL50120GAG ZL50110, ZL50111 ZL50114 ZL50118 Programmers Model ZL50118 ZL50110 ZL50111 ZL50118GAG ZL50119 ZL50119GAG ZL50120 ZL50120GAG

    Untitled

    Abstract: No abstract text available
    Text: Circuit Emulation Service CES PACKET PROCESSING AND SWITCHING/TDM TO PACKET PROCESSORS VOICE/DATA Features # of Streams at 2 or 8 Mbps • • 1024 64 • 32/8 MT90881 • • • • • • • • 1024 32 MT90882 • • • • • • • • 256 16


    Original     		PDF MEB90880 ZLE50111 MT90880-1-2-3 ZL50110-1-4

    C1B11

    Abstract: No abstract text available
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features October 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 C1B11

    ZL50115GA

    Abstract: No abstract text available
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features January 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50115GA

    T2M3

    Abstract: No abstract text available
    Text: ZL50212 288 Channel Voice Echo Canceller Data Sheet March 2003 Features • • • • • • • • • • Voice over IP network gateways Voice over ATM, Frame Relay T1/E1/J1 multichannel echo cancellation Wireless base stations Echo Canceller pools DCME, satellite and multiplexer system


    Original     		PDF ZL50212 ZL5012 T2M3

    gmii layout

    Abstract: ZLAN-36 ZL5011x AE82 ac26 Gigabit Ethernet PHY ZL50114 MT90880 MT90881 MT90882
    Text: ZLAN-36 Application of the CESoP Processors MAC-to-MAC Connections Application Note Contents September 2006 10/100/1000 Mbit/s Ethernet network. However, any of the MAC interfaces on the CESoP devices may be connected directly to another MAC interface. The


    Original     		PDF ZLAN-36 ZL5011x ZL50110/11/14/15/16/17/18/19/20 MT90880/1/2/3 ZL50408, gmii layout ZLAN-36 ZL5011x AE82 ac26 Gigabit Ethernet PHY ZL50114 MT90880 MT90881 MT90882

    ZLAN-38

    Abstract: No abstract text available
    Text: ZLAN-38 Applications of the CESoP Processors Flexible TDM Interface Application Note Contents July 2005 1.0 1.0 Flexible TDM Interface 2.0 Unstructured Interface 2.1 Asynchronous Loop Timing 2.2 Asynchronous Network Timing using CET 2.3 Asynchronous Loop Timing or Network Timing


    Original     		PDF ZLAN-38 CET15

    RFC4553

    Abstract: 1.0 k mef 400
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features March 2008 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG RFC4553 1.0 k mef 400

    Untitled

    Abstract: No abstract text available
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features January 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG

    Untitled

    Abstract: No abstract text available
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features April 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG

    ZL50110

    Abstract: ZL50111 ZL50114 ZL50118 ZL50118GAG ZL50119 ZL50119GAG ZL50120 ZL50120GAG circuit diagram of wifi router
    Text: ZL50118/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features September 2004 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50118/19/20 ZL50118GAG ZL50119GAG ZL50120GAG ZL50110, ZL50111 ZL50114 ZL50110 ZL50111 ZL50118 ZL50118GAG ZL50119 ZL50119GAG ZL50120 ZL50120GAG circuit diagram of wifi router

    ZL50110

    Abstract: ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG circuit diagram of wifi wireless router
    Text: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features February 2006 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across


    Original     		PDF ZL50115/16/17/18/19/20 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50115GAG2 ZL50116GAG2 ZL50117GAG2 ZL50110 ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG circuit diagram of wifi wireless router