Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    AA DC HBS NU Search Results

    AA DC HBS NU Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MGN1S1208MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 12-8V GAN Visit Murata Manufacturing Co Ltd
    MGN1D120603MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 12-6/-3V GAN Visit Murata Manufacturing Co Ltd
    MGN1S1212MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 12-12V GAN Visit Murata Manufacturing Co Ltd
    MGN1S0508MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 5-8V GAN Visit Murata Manufacturing Co Ltd
    MGN1S0512MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 5-12V GAN Visit Murata Manufacturing Co Ltd

    AA DC HBS NU Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    cpcap motorola 3.2 51

    Abstract: f3a14
    Text: MOTOROLA Order Number: DSP56301/D Rev. 4, 10/2001 Semiconductor Products Sector Technical Data DSP56301 24-Bit General-Purpose Digital Signal Processor The DSP56301 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors DSPs . This family uses a high-performance, single clock cycle per instruction engine providing a twofold


    Original     		PDF DSP56301/D DSP56301 24-Bit DSP56301 DSP56300 DSP56000 cpcap motorola 3.2 51 f3a14

    D1893

    Abstract: 1 HP25 omr h 250 PCR 406 J TRANSISTOR BC 187 TRANSISTOR BC 327 WL 431 DSP56000 DSP56300 DSP56301
    Text: MOTOROLA Order Number: DSP56301/D Rev. 3, 1/2001 Semiconductor Products Sector Technical Data DSP56301 24-Bit General-Purpose Digital Signal Processor The DSP56301 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors DSPs . This family uses a high-performance, single clock cycle per instruction engine providing a twofold


    Original     		PDF DSP56301/D DSP56301 24-Bit DSP56301 DSP56300 DSP56000 D1893 1 HP25 omr h 250 PCR 406 J TRANSISTOR BC 187 TRANSISTOR BC 327 WL 431

    HAD12

    Abstract: No abstract text available
    Text: MOTOROLA Order Number: DSP56305/D Rev. 2, 10/2001 Semiconductor Products Sector Technical Data DSP56305 Single Chip Channel Codec Digital Signal Processor Motorola designed the DSP56305 to deliver the high performance required to support Global System for


    Original     		PDF DSP56305/D DSP56305 DSP56300 DSP56305/D HAD12

    MFC motorola

    Abstract: No abstract text available
    Text: Freescale Semiconductor Technical Data DSP56301 Rev. 10, 7/2006 DSP56301 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI SCI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) Y Data RAM


    Original     		PDF DSP56301 DSP56301 24-Bit DSP56300 EAR99 MFC motorola

    d1691

    Abstract: 1 HP25 lm 555 oscillator PC1197 hp circuit diagram 2.1 to 5.1 home theatre circuit diagram cpcap motorola MF CAPACITOR 165 mf PCR 406 J WL 431
    Text: Technical Data DSP56301/D Rev. 6, 11/2002 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) SCI Y Data RAM 2048 × 24 bits (Default) Peripheral


    Original     		PDF DSP56301/D 24-Bit 24-Bit DSP56300 DSP56301 d1691 1 HP25 lm 555 oscillator PC1197 hp circuit diagram 2.1 to 5.1 home theatre circuit diagram cpcap motorola MF CAPACITOR 165 mf PCR 406 J WL 431

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor Technical Data DSP56301 Rev. 10, 7/2006 DSP56301 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI SCI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) Y Data RAM


    Original     		PDF DSP56301 24-Bit DSP56300 56-bit

    hp42

    Abstract: CA 2025 DSP56000 DSP56300 DSP56301 K1 module mz 1532 a 2611
    Text: Technical Data DSP56301/D Rev. 5, 1/2002 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) SCI Y Data RAM 2048 × 24 bits (Default) Peripheral


    Original     		PDF DSP56301/D 24-Bit 24-Bit DSP56300 DSP56301 hp42 CA 2025 DSP56000 DSP56300 K1 module mz 1532 a 2611

    1 HP25

    Abstract: WL 431 DSP56000 DSP56300 DSP56301 CCD97
    Text: Technical Data DSP56301/D Rev. 7, 2/2004 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) SCI Y Data RAM 2048 × 24 bits (Default) Peripheral


    Original     		PDF DSP56301/D 24-Bit 24-Bit DSP56300 DSP56301 DSP56301/D, 1 HP25 WL 431 DSP56000 DSP56300 CCD97

    DSP56000

    Abstract: DSP56300 DSP56301 PC1197
    Text: Freescale Semiconductor Technical Data DSP56301 Rev. 10, 7/2006 DSP56301 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI SCI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) Y Data RAM


    Original     		PDF DSP56301 24-Bit DSP56300 56-bit DSP56000 DSP56300 DSP56301 PC1197

    74LS45-style

    Abstract: 74LS45 DSP56000 DSP56300 DSP56301 DSP56305 hp42
    Text: Technical Data DSP56305/D Rev. 4, 11/2002 24-Bit Digital Signal Processor 51 6 6 3 Memory Expansion Area Program Memory* FCOP VCOP CCOP Peripheral Expansion Area RAM 6.5 K x 24 ROM 6 K × 24 *default RAM 3.75 K × 24 YAB XAB PAB DAB Core DDB YDB XDB PDB GDB


    Original     		PDF DSP56305/D 24-Bit DSP56300 24-Bit DSP56305 74LS45-style 74LS45 DSP56000 DSP56300 DSP56301 hp42

    DSP56000

    Abstract: DSP56300 DSP56301
    Text: Freescale Semiconductor, Inc. Technical Data DSP56301/D Rev. 8, 6/2004 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) SCI Y Data RAM 2048 × 24 bits (Default) Peripheral


    Original     		PDF DSP56301/D 24-Bit DSP56300 DSP56301 DSP56301/D, DSP56000 DSP56300

    HP16

    Abstract: 74LS45 DSP56000 DSP56300 DSP56301 DSP56305 Mbl 873
    Text: Freescale Semiconductor, Inc. Technical Data DSP56305/D Rev. 4, 11/2002 51 6 6 3 Memory Expansion Area Program Memory* SCI FCOP VCOP CCOP Peripheral Expansion Area RAM 6.5 K x 24 ROM 6 K × 24 *default RAM 3.75 K × 24 YAB XAB PAB DAB Core DDB YDB XDB PDB


    Original     		PDF DSP56305/D DSP56300 24-Bit DSP5630d HP16 74LS45 DSP56000 DSP56300 DSP56301 DSP56305 Mbl 873

    74ls45

    Abstract: mhdr DSP56000 DSP56300 DSP56301 DSP56305 PB16
    Text: Technical Data DSP56305/D Rev. 3, 1/2002 24-Bit Digital Signal Processor 51 6 6 3 Memory Expansion Area Program Memory* FCOP VCOP CCOP Peripheral Expansion Area RAM 6.5 K x 24 ROM 6 K × 24 *default RAM 3.75 K × 24 YAB XAB PAB DAB Core DDB YDB XDB PDB GDB


    Original     		PDF DSP56305/D 24-Bit DSP56300 24-Bit DSP56305 74ls45 mhdr DSP56000 DSP56300 DSP56301 PB16

    HP16

    Abstract: DSP56000 DSP56300 DSP56301 A2061
    Text: Freescale Semiconductor Technical Data DSP56301 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI SCI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) Y Data RAM 2048 × 24 bits (Default)


    Original     		PDF DSP56301 24-Bit DSP56300 56-bit HP16 DSP56000 DSP56300 DSP56301 A2061

    K30A transistor

    Abstract: k30a tr k30a transistor k30a GY113 HA10-HA3 DCR 604 SE 1818 1K30A DSP56000 DSP56300
    Text: MOTOROLA Order Number: DSP56301/D Rev. 2, 2/2000 Semiconductor Products Sector DSP56301 Advance Information 24-bit Digital Signal Processor 7KH '63 LV D PHPEHU RI WKH '63 FRUH IDPLO\ RI SURJUDPPDEOH &026 'LJLWDO 6LJQDO 3URFHVVRUV '63V  7KLV IDPLO\ XVHV D KLJKSHUIRUPDQFH VLQJOH FORFN F\FOH SHU LQVWUXFWLRQ HQJLQH SURYLGLQJ D WZRIROG


    Original     		PDF DSP56301/D DSP56301 24-bit Office141 K30A transistor k30a tr k30a transistor k30a GY113 HA10-HA3 DCR 604 SE 1818 1K30A DSP56000 DSP56300

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor, Inc. DSP56305/D Rev. 4, 11/2002 51 6 6 3 Memory Expansion Area Program Memory* SCI FCOP VCOP CCOP Peripheral Expansion Area RAM 6.5 K x 24 ROM 6 K × 24 *default RAM 3.75 K × 24 YAB XAB PAB DAB Core DDB YDB XDB PDB GDB Internal Data


    Original     		PDF 24-Bit DSP56305 DSP56305/D DSP56301

    Response AA0482

    Abstract: 74LS45 DSP56000 DSP56300 DSP56301 DSP56305 PB23 74LS45-style hp38 IM310
    Text: MOTOROLA Order this document by: DSP56305/D SEMICONDUCTOR TECHNICAL DATA DSP56305 Advance Information SINGLE CHIP CHANNEL CODEC DIGITAL SIGNAL PROCESSOR Motorola designed the DSP56305 to deliver the high performance required to support Global System for Mobile GSM communications applications that use digital signal processing to


    Original     		PDF DSP56305/D DSP56305 DSP56305 DSP56300 DSP56300 DSP56009 DSP56009/D Response AA0482 74LS45 DSP56000 DSP56301 PB23 74LS45-style hp38 IM310

    IM336

    Abstract: DSP56000 DSP56300 DSP56301 XC56301PW80 HA10-HA3 IM324 IM308 jtag pinout Nippon capacitors
    Text: MOTOROLA Order this document by: DSP56301/D SEMICONDUCTOR TECHNICAL DATA DSP56301 Advance Information 24-BIT DIGITAL SIGNAL PROCESSOR The DSP56301 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors DSPs . This family uses a high performance, single-clock-cycle-per-instruction


    Original     		PDF DSP56301/D DSP56301 24-BIT DSP56301 DSP56300 DSP56000 IM336 XC56301PW80 HA10-HA3 IM324 IM308 jtag pinout Nippon capacitors

    1 HP25

    Abstract: pcr1a transistor PCR 406 HM data XC56301PW80 XC56301PW66 DSP56000 DSP56300 DSP56301 hp38 D 2581
    Text: MOTOROLA Order this document by: DSP56301/D SEMICONDUCTOR TECHNICAL DATA DSP56301 Advance Information 24-BIT DIGITAL SIGNAL PROCESSOR The DSP56301 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors DSPs . This family uses a high performance, single-clock-cycle-per-instruction


    Original     		PDF DSP56301/D DSP56301 24-BIT DSP56301 DSP56300 DSP56000 1 HP25 pcr1a transistor PCR 406 HM data XC56301PW80 XC56301PW66 hp38 D 2581

    D1571

    Abstract: AA0463 st cpcap zy 406 D157 DSP56300 DSP56301 G30-88 G38-87 series T212 data
    Text: SECTION 2 SPECIFICATIONS INTRODUCTION The DSP56301 is fabricated in high density CMOS with Transistor-Transistor Logic TTL compatible inputs and outputs. The DSP56301 specifications are preliminary and are from design simulations, and may not be fully tested or guaranteed at this


    OCR Scan     		PDF DSP56301 AA0500 b3b72MA D1571 AA0463 st cpcap zy 406 D157 DSP56300 G30-88 G38-87 series T212 data

    1301 dc he nv

    Abstract: PB16-PB19 sedt SC02TH HP-47 PF30U
    Text: MOTOROLA Order this document by: DSP56305/D SEMICONDUCTOR TECHNICAL DATA DSP56305 Advance Information SINGLE CHIP CHANNEL CODEC DIGITAL SIGNAL PROCESSOR Motorola designed the DSP56305 to deliver the high performance required to support Global System for Mobile GSM communications applications that use digital signal processing to


    OCR Scan     		PDF DSP56305/D DSP56305 DSP56305 DSP56300 AA0625 AA0626 1301 dc he nv PB16-PB19 sedt SC02TH HP-47 PF30U

    la25p

    Abstract: CY7C161A CY7C162A range-26
    Text: MOE D CY PR ESS S E M I C O N D U C T O R EH 250^2 DOOMfibH 0 B B C V P 7= tf-2> /0 CY7C161A CY7C162A CYPRESS SEMICONDUCTOR Features • Automatic power-down when dese­ lected • TVansparent write 7C161A • CMOS for optimum speed/power • High speed


    OCR Scan     		PDF -7Z-10 CY7C161A CY7C162A 7C161A) CY7C162A 7C161A la25p range-26

    MC 1458 CPI

    Abstract: mde 108 27.0 mb 3887 charging IC MSC 1697 IC pin diagram QAD22 aa dc hbs nu soli capacitors tg series wireless charging Qi cn/A/U 237 BG
    Text: MOTOROLA O rder th is d o cu m e n t by: D S P 56301/D SEMICONDUCTOR TECHNICAL DATA DSP56301 Advance Information 24-BIT DIGITAL SIGNAL PROCESSOR The DSP56301 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors DSPs . This family uses a high performance, single-clock-cycle-per-instruction


    OCR Scan     		PDF 56301/D DSP56301 24-BIT DSP56301 DSP56300 DSP56000 MC 1458 CPI mde 108 27.0 mb 3887 charging IC MSC 1697 IC pin diagram QAD22 aa dc hbs nu soli capacitors tg series wireless charging Qi cn/A/U 237 BG

    Untitled

    Abstract: No abstract text available
    Text: f ' FUJITSU SEMICONDUCTOR DATA SHEET D S 0 5 -1 0 1 5 3 -4 E MEMORY CMOS 256K x 16 BIT FAST PAGE MODE DYNAMIC RAM MB81V4260S“6O/-7O CMOS 262,144 x 16 BIT Fast Page Mode Dynamic RAM • DESCRIPTION The Fujitsu MB81V4260S is a fully decoded CMOS Dynamic RAM DRAM that contains 4,194,304 memory


    OCR Scan     		PDF MB81V4260Sâ MB81V4260S 16-bit 512x16-bits MB81V4260S-60/-70 MB81V4260S-60/MB81V4260S-70 FPT-44P-M07) F44016S-1C-2