Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ALLOCATE Search Results

    ALLOCATE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    LF3312

    Abstract: No abstract text available
    Text: LF3312 Product Brief DEVICES INCORPORATED 12Mbit Frame Buffer / FIFO Providing designers with a single-chip approach to Sequential and Random Data Access FEATURES: Configurable 12,441,600-bit Memory - Allocate as Single/Dual Channels - Selectable Input/Output Word Widths


    Original     		PDF LF3312 12Mbit 600-bit 83Mhz 12Mbit 6/04/2004-LPB 312-A LF3312

    MSL260G

    Abstract: MSL-260-G D0806 R0807 T0803 D0802 D0807 RDD0804 D0808 5 pin reset ic ARB
    Text: Using the Intel 80960 CA with the PCI 9060 PCI evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000 0-15 Vendor ID, Allocated to PLX by PCI SIG (Read-only) (Default = 10B5)


    Original     		PDF PCI9060 0x00000000 0x00000002 0x00000004 100ns 200ns 300ns 80960CA) PCLK1-33 MSL260G MSL-260-G D0806 R0807 T0803 D0802 D0807 RDD0804 D0808 5 pin reset ic ARB

    E4405B

    Abstract: 8648c agilent signal generator jammer gsm 143FH jammer circuit TD-SCDMA 2010M MAX2306 MAX2308
    Text: WIRELESS, RF, AND CABLE Mar 26, 2003 TD-SCDMA Reference Design V1.0 This application note presents Maxim's TD-SCDMA reference design V1.0. TDSCDMA is the Chinese Third Generation 3G standard. China's government has allocated 3 frequency bands: 1880~1920MHz, 2010~2025MHz, and 2300~2400MHz.


    Original     		PDF 1920MHz, 2025MHz, 2400MHz. 2025MHz MAX2306, MAX2308, MAX2309 MAX2361, MAX2363, MAX2365 E4405B 8648c agilent signal generator jammer gsm 143FH jammer circuit TD-SCDMA 2010M MAX2306 MAX2308

    Untitled

    Abstract: No abstract text available
    Text: OMB-SER-488-4 MADE IN USA 4-CHANNEL IEEE-488/Serial Converter SERIAL I/O ߜ Controls up to Four RS-232 or RS-422 Devices from One IEEE Controller ߜ Each Serial Port Individually Programmable ߜ Built-In 64K Data Buffer Dynamically Allocates Data Storage ߜ XON/XOFF or


    Original     		PDF OMB-SER-488-4 IEEE-488/Serial RS-232 RS-422 OMB-SER488-4 IEEE-488 IEEE-488

    AES-128

    Abstract: IDT74FCT245 MIPS32 RC32300 RC32365 "ESP"
    Text: RC32365 IDTTM InterpriseTM Integrated Communications Processor Device Overview – – – – – – – 2-way set associative LRU replacement algorithm 4 word line size Sub-block ordering Byte parity Per line cache locking Can be programmed on a page basis to implement writethrough no write allocate, write-through write allocate, or


    Original     		PDF RC32365 256-pin 79RC32 32-bit 79RC32T365 -150BC, 180BC -150BCI AES-128 IDT74FCT245 MIPS32 RC32300 RC32365 "ESP"

    HMS M11

    Abstract: ITT K12 series switch AES-128 IDT74FCT245 MIPS32 RC32 RC323 RC32300 RC32365 d13 -620 gh
    Text: IDT T M InterpriseT M Integrated Communications Processor Device Overview – – – – – – – 2-way set associa tive LRU replacement algorithm 4 word lin e size Sub-block ordering Byte parity Per line cache lockin g Can be programmed on a page basis to implement writethrough no write allocate, write-through write allocate, or


    Original     		PDF 256-pin 79RC32 32-bit 79RC32T365 -150B 180BC HMS M11 ITT K12 series switch AES-128 IDT74FCT245 MIPS32 RC32 RC323 RC32300 RC32365 d13 -620 gh

    AMD k86

    Abstract: No abstract text available
    Text: Implementation of Write Allocate in the K86 Processors Application Note Publication # 21326 Rev: D Issue Date: May 1998 Amendment/0 This document contains information on a product under development at Advanced Micro Devices AMD . The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.


    Original     		PDF 64-bit 0200h 0080h 16-Mbyte 0100h 15-16Mbytes 0FF00F0H F00000 70200H AMD k86

    Untitled

    Abstract: No abstract text available
    Text: RC32365 IDTTM InterpriseTM Integrated Communications Processor Device Overview – – – – – – – 2-way set associative LRU replacement algorithm 4 word line size Sub-block ordering Byte parity Per line cache locking Can be programmed on a page basis to implement writethrough no write allocate, write-through write allocate, or


    Original     		PDF RC32365 RC32365 RC32300 32-bit 256-pin 79RC32 79RC32T365

    0x00000010

    Abstract: 0x300000C0 0x0000000b E 32.0000 C 000D 10B5 0x300000C4 0x10000000-0x2FFFFFFF
    Text: PLX Technology PCI9060/68040 DEMO Memory Map 06/24/96 PCI Configuration Registers PCI CFG Offset BIT 0x00000000 0-15 0x00000002 0-15 Function Vendor ID, Allocated to PLX by PCI SIG Read-only (Default = 10B5) Device ID, Allocated by PLX (Read-only) (Default = 9060)


    Original     		PDF PCI9060/68040 0x00000000 0x00000002 0x00000004 16-bit 93CS46) PCI9060 93CS46 0x00000010 0x300000C0 0x0000000b E 32.0000 C 000D 10B5 0x300000C4 0x10000000-0x2FFFFFFF

    0x00000564

    Abstract: 0x00000404 0x00000532 0x0000047C 0x000005BE STI3400 0x0000040A sgs 8 r 15 93CS46 0x0000045C
    Text: PLX Technology SGS PCI MPEG Board I/O MAP 07/15/96 PCI Configuration Registers PCI CFG Offset 0x00000000 0x00000002 BIT 0-15 0-15 Function Vendor ID, Allocated to PLX by PCI SIG Read-only (Default = 10B5) Device ID, Allocated by PLX (Read-only) (Default = 9060)


    Original     		PDF 0x00000000 0x00000002 0x00000004 16-bit 93CS46) PCI9060 93CS46 0x00000564 0x00000404 0x00000532 0x0000047C 0x000005BE STI3400 0x0000040A sgs 8 r 15 0x0000045C

    PI3PCIE3412

    Abstract: PI3PCIE3415 PCI Express 3.0 motherboard PCB diagram Lanes PI3PCIE34xx PCI Express display port connector pcie X8 connector PC MOTHERBOARD CIRCUIT diagram
    Text: New Product Databrief PI3PCIE3412/PI3PCIE3415 PCI Express 3.0 Signal Switch Products Pericom’s PI3PCIE34xx PCI Express 3.0 Signal Switches provide a way to allocate PCI Express lanes and bandwidth by allowing the limited PCI Express lanes from the root complex to be dynamically


    Original     		PDF PI3PCIE3412/PI3PCIE3415 PI3PCIE34xx 16-lane x16PCIeG3 PI3PCIE3412 PI3PCIE3415 PCI Express 3.0 motherboard PCB diagram Lanes PCI Express display port connector pcie X8 connector PC MOTHERBOARD CIRCUIT diagram

    AN703

    Abstract: DS80C400
    Text: Application Note 703 Embedded Networking with IPv6 www.maxim-ic.com OVERVIEW Address space for Internet Protocol IP nodes is getting tight. Although not all of the 232 (roughly 4 billion) IPv4 addresses1 have been allocated yet (and in 2001 there was a slight dip in the previous


    Original     		PDF DS80C400 AN703

    hc-05

    Abstract: HC05 HC08 HC11 motorola hc11
    Text: Release Notes SmartLinker RELEASE NOTES SmartLinker RELEASE NOTES SmartLinker V5.0.8 List of new Features • • HIWARE Format, _OVERLAP section, only used for ST7/HC05: New option –CallocUnusedOverlap: When this option is specified, this linker does allocate unreferenced variable in the overlap segment. Without this option, such


    Original     		PDF ST7/HC05: hc-05 HC05 HC08 HC11 motorola hc11

    FE8D

    Abstract: AN703 DS80C400 FE80 "routing tables"
    Text: Application Note 703 Embedded Networking with IPv6 www.maxim-ic.com OVERVIEW Address space for Internet Protocol IP nodes is getting tight. Although not all of the 232 (roughly 4 billion) IPv4 addresses1 have been allocated yet (and in 2001 there was a slight dip in the previous


    Original     		PDF DS80C400 FE8D AN703 FE80 "routing tables"

    AES-128

    Abstract: IDT74FCT245 MIPS32 RC32300 RC32365 "ESP"
    Text: RC32365 IDTTM InterpriseTM Integrated Communications Processor Device Overview – – – – – – – 2-way set associative LRU replacement algorithm 4 word line size Sub-block ordering Byte parity Per line cache locking Can be programmed on a page basis to implement writethrough no write allocate, write-through write allocate, or


    Original     		PDF RC32365 256-pin 79RC32 32-bit 79RC32T365 150BC 150BCG AES-128 IDT74FCT245 MIPS32 RC32300 RC32365 "ESP"

    How COM Ports Are Allocated On Driver Installation

    Abstract: AppNotes FT2232 pid vid advanced FT2232 pid vid FT2232H 0x6001 FT2232D ft4232 FT2232 FT4232H
    Text: Future Technology Devices International Ltd. Application Note AN_123 How COM Ports Are Allocated On Driver Installation Document Reference No.: FT_000171 Version 1.0 Issue Date: 2009-08-27 The purpose of this application note is to clarify how COM ports are assigned when installing the FTDI


    Original     		PDF

    5b16

    Abstract: C602 C607 HCS12 HCS12X 1803b0002101 186A0 00E0802F
    Text: Technical Note TN 238 HCS12X – Data Definition The present document describes how programmer can help the HCS12X compiler to generate the more optimal code for data access. It will cover following topics: • Variables allocated in direct addressing area


    Original     		PDF HCS12X HCS12X 5b16 C602 C607 HCS12 1803b0002101 186A0 00E0802F

    Untitled

    Abstract: No abstract text available
    Text: Extrusion Profiles Page 1 of 3 Back to search results 61030 This part is in stock! Inventory Snapshot: 176 feet* *Material in stock maybe allocated to other orders and is subject to prior sales Part Thermal Resistance Width Height Surface Area Weight Number °C/W at 3in length*


    Original     		PDF

    AA0301

    Abstract: SC11 DSP56302 SC10 SC12 D-6108 D2083
    Text: SECTION 3 PACKAGING PIN-OUT AND PACKAGE INFORMATION This sections provides information about the available package for this product, including diagrams of the package pinouts and tables describing how the signals described in Section 1 are allocated. The DSP56302 is available in a144-pin Thin


    Original     		PDF DSP56302 a144-pin DSP56302/D 144-pin AA0301 SC11 SC10 SC12 D-6108 D2083

    61219

    Abstract: ACNH3112 12V 40A Relay ACNH3212
    Text: CN-H ACNH3 HIGH LOAD RELAY FOR SMART J/B CN-H RELAYS (ACNH) FEATURES TYPICAL APPLICATIONS 1. Best space savings in its class. 2. Large capacity switching despite small size. Can replace micro ISO terminal type relays. 3. Terminals for PC board pattern designs are easily allocated.


    Original     		PDF ACNH3212 ACNH3112 211008J 61219 ACNH3112 12V 40A Relay ACNH3212

    Untitled

    Abstract: No abstract text available
    Text: TO SH IBA TM P90C400/401 3.1.2 EXF Exchange Flag For TM P90C400, “E X F ” , which is inverted when the command “E X X ” is executed to tran sfer d ata between the m ain register and the au x iliary register, is allocated to the first bit of memory address FF8FH .


    OCR Scan     		PDF P90C400/401 P90C400, MCU90-10 FF20H P90C400 32-byte FF80H MCU90-12

    Untitled

    Abstract: No abstract text available
    Text: QS75836 ADVANCE INFORMATION High-Speed CMOS 8K x 36 Block-Allocated Shared-Port RAM with Flexi-Burst Q QS75836 FEATURES C locked/pipelined and Flexi-Burst™ Built-in busy arbitration logic for each block Low -pow er Q CM O S™ technology Separate byte enables for accessing 9-, 18-,


    OCR Scan     		PDF QS75836 36-bit 208-pin

    Untitled

    Abstract: No abstract text available
    Text: QS75436 High-Speed CMOS 4K x 36 Block-Allocated Shared-Port RAM with Flexi-Burst Q FEATURES • Two independent 2K x 36-bit blocks • Independent port controls • Fast port access times: 20 ns, 25 ns, 30 ns - 50-MHz, 40-MHz, 33-MHz cycle times • Total bandwidth 3.6 Gbits/sec


    OCR Scan     		PDF QS75436 36-bit 50-MHz, 40-MHz, 33-MHz 208-pin 74bba03 MDSF-00015-01 00031ED

    Untitled

    Abstract: No abstract text available
    Text: QS75436 ADVANCE INFORMATION High-Speed CMOS . . . . . . 4K x 36 Block-Allocated Shared-Port RAM with Flexi-Burst Q .„ QS75436 FEATURES • Two independent 2K x 36-bit blocks • Independent port controls • Fast port access times: 20 ns, 25 ns, 30 ns


    OCR Scan     		PDF QS75436 QS75436 36-bit 50-MHz, 40-MHz, 33-MHz 208-pin MDSF-00015-00