AN306REV1 Search Results

AN282

Abstract: AN306 CS4350
Text: AN306 Simplifying System Design Using the CS4350 PLL DAC 1. INTRODUCTION Typical Digital to Analog Converters DACs require a high-speed Master Clock to clock their digital filters and modulators, as well as some portions of their discrete time analog circuitry. This Master Clock (or system clock) is typically required to be synchronous to the left-right (frame or word) clock (LRCK) in order to maintain sample alignment