Untitled
Abstract: No abstract text available
Text: 64-bit PLB Arbiter Core, 8 Masters C27E331_PLB_64B_8M and PLB3ARB8M High performance core for highly integrated Core+ASIC systems Highlights This is the high performance 64-bit version processor local bus arbiter with two cycle arbitration feature. The processor local bus PLB arbiter is
|
Original
|
64-bit
C27E331
64-bit
32-bit
SA14-2576-01
|
PDF
|
Untitled
Abstract: No abstract text available
Text: OPB Arbiter Core, 4 masters C27E303_OPB_ARB and OPBARB4M High performance core for highly integrated Core+ASIC systems Highlights The on-chip peripheral bus OPB arbiter is an internal core designed for on-chip peripheral bus arbitration. The OPB arbiter is a byte-wide slave
|
Original
|
C27E303
SA14-2579-01
|
PDF
|
CMOS-6SF
Abstract: No abstract text available
Text: 64-bit PLB Arbiter Core C12E321_PLB_64B_8M High performance core for highly integrated Core+ASIC systems Highlights This is the high performance 64-bit version processor local bus arbiter with two cycle arbitration feature. The processor local bus PLB arbiter is
|
Original
|
64-bit
C12E321
64-bit
32-bit
SA14-2575-00
CMOS-6SF
|
PDF
|
SA12E
Abstract: No abstract text available
Text: 32-bit OPB Arbiter Core C12E303_OPB_ARB High performance core for highly integrated Core+ASIC systems Highlights The on-chip peripheral bus OPB arbiter is an internal core designed for on-chip peripheral bus arbitration. The OPB arbiter is a byte-wide slave
|
Original
|
32-bit
C12E303
SA14-2578-00
SA12E
|
PDF
|
AT209S
Abstract: clock buffer Extended PCI Arbiter AT209SG SSOP-28 pci arbiter
Text: AME, Inc. AT209S PCI Arbiter and Clock Buffer n General Description The AT209S is an integrated device that contains a PCI Arbiter and a Clock Buffer. PCI Arbiter extends system PCI devices without piecing other circuit to simplify design complexity and increase systems stability.
|
Original
|
AT209S
AT209S
ATT-DS209S-A
clock buffer
Extended PCI Arbiter
AT209SG
SSOP-28
pci arbiter
|
PDF
|
DS401
Abstract: DS469 QPro Family
Text: OPB Arbiter v1.02e DS469 September 23, 2005 Product Specification Introduction LogiCORE Facts The On-Chip Peripheral Bus (OPB) Arbiter design described in this document incorporates the features contained in the IBM On-chip Peripheral Bus Arbiter Core manual (version 1.5) for 32-bit implementation,
|
Original
|
DS469
32-bit
64-Bit
DS401
QPro Family
|
PDF
|
MA31750
Abstract: MA31753 AN3729 bus arbiter MA31750 application note
Text: MA31750 - Application Note 11 AN3729 MA31750 - Bus Arbiter Application Note Replaces July 2000 version, AN3729-3.0 1.0 INTRODUCTION This application note presents a possible solution for a bus arbiter in a multiple-controller MA31750 system. Such an arbiter can be used to arbitrate between the primary MA31750
|
Original
|
MA31750
AN3729
AN3729-3
MA31750
MA31753,
NMA31750
MA31753
AN3729
bus arbiter
MA31750 application note
|
PDF
|
Applications of priority encoder
Abstract: CU-08
Text: IBM 32-Bit OPB Arbiter Core for Cu-08 Overview The OPB arbiter is an internal 32-bit address and 32-bit data bus core designed for on-chip peripheral integration. It is designed for on-chip peripheral bus OPB arbitration of up to four incoming request signals. The OPB arbiter is a
|
Original
|
32-Bit
Cu-08
32-bit
26-bit
PB-01
Applications of priority encoder
CU-08
|
PDF
|
IBM Processor Local Bus PLB 64-Bit Architecture
Abstract: IBM processor
Text: Xilinx Embedded Processors: Bus Infrastructure Processor Local Bus PLB Arbiter Design Specification R 2/27/02 Summary This document will provide the design specification for the Processor Local Bus (PLB) arbiter. plb_arbiter Introduction The Xilinx 64-bit Processor Local Bus (PLB) arbiter consists of a bus control unit, a watchdog
|
Original
|
64-bit
32-Bit
IBM Processor Local Bus PLB 64-Bit Architecture
IBM processor
|
PDF
|
plb 405
Abstract: powerpc 405
Text: Application Note Preliminary Attaching PowerPC 405 Core to PLB Crossbar Arbiter This application note is intended for users of the 128-bit PLB Crossbar Arbiter Core who need to attach more than 8 masters, but have slaves that are not designed to support more than 8 masters.
|
Original
|
128-bit
plb 405
powerpc 405
|
PDF
|
PLB4ARB12M2W
Abstract: No abstract text available
Text: 128-bit PLB Crossbar Arbiter Core C27E505_PLB_XBAR_128B_12M and PLB4ARB12M2W High performance core for highly integrated Core+ASIC systems Highlights The128-bit PLB crossbar arbiter is a high performance core used in highly integrated Core+ASIC systems. It
|
Original
|
128-bit
C27E505
PLB4ARB12M2W
The128-bit
SA14-2676-00
PLB4ARB12M2W
|
PDF
|
Crossbar
Abstract: No abstract text available
Text: PLB Crossbar Arbiter, 12 Masters High performance core for highly integrated Core+ASIC systems Highlights The128-bit PLB crossbar arbiter is a high performance core used in highly integrated Core+ASIC systems. It includes a PLB switch control unit, two PLB arbiters, and a watchdog timer for
|
Original
|
The128-bit
SA14-2676-00
Crossbar
|
PDF
|
DS478
Abstract: 0xC0000088 arbitration scheme 0xC000004
Text: OPB PCI Arbiter DS478 August 5, 2004 Product Specification Introduction LogiCORE Facts The OPB PCI Arbiter provides arbitration among several PCI Master devices. Parametric selection determines the number of masters competing for PCI bus control. Both fixed and rotating arbitration schemes may be selected by
|
Original
|
DS478
0x100001DC,
0xC0000088
arbitration scheme
0xC000004
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TSB41BA3D www.ti.com. SLLS959 – DECEMBER 2008 IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
|
Original
|
TSB41BA3D
SLLS959
1394b
1394a-2000
152-MHz
|
PDF
|
|
|
ahb arbiter
Abstract: AMBA AHB DMA AMBA AHB bus arbiter arbiter master
Text: Features Round robin priority Scalable Up to 16 masters SOCArbiter-AHB AMBA AHB interface HWDATA, HADDR and AHB con- trol steering HBUSREQ and HGRANT arbitra- tion AMBA AHB Arbiter Core The SOC-Arbiter-AHB is used in AMBA AHB multi-master systems to arbitrate the
|
Original
|
|
PDF
|
TSB41BA3DI
Abstract: No abstract text available
Text: TSB41BA3D www.ti.com. SLLS959 – DECEMBER 2008 IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
|
Original
|
TSB41BA3D
SLLS959
1394b
1394a-2000
152-MHz
TSB41BA3DI
|
PDF
|
TSB81BA3EI
Abstract: 9 pin cable 1394b M1E5 TSB12LV01B TSB12LV21 TSB12LV26 TSB12LV32 TSB42AA4 TSB42AB4 TSB81BA3E
Text: TSB81BA3E www.ti.com . SLLS783 – MAY 2009 IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
|
Original
|
TSB81BA3E
SLLS783
1394b
P1394b
1394a-2000
SB1394TM,
1394a-2000
TSB81BA3EI
9 pin cable 1394b
M1E5
TSB12LV01B
TSB12LV21
TSB12LV26
TSB12LV32
TSB42AA4
TSB42AB4
TSB81BA3E
|
PDF
|
VME bus controller
Abstract: VME DAISY CHAIN dhbd E1200 VME1200 VME controller single bus master CPU DSP
Text: Ä X -* V M E 1200 VMEbus Master Controller with System Arbiter T • C H M O L November 1988 Distinctive Features. Applications_ • • Two device chip set contains: - Bus requester - Single level system arbiter - VMEbus controller
|
OCR Scan
|
VME1200
448IN
VME bus controller
VME DAISY CHAIN
dhbd
E1200
VME1200
VME controller
single bus master CPU DSP
|
PDF
|
intel 8289
Abstract: interfacing 8289 with 8086 8288 bus controller interfacing with 8086 8289 bus arbiter 8086 8289 8289 bus arbiter pin of microprocessor 80386 8088 intel microprocessor pin diagram pin configuration of 8289 interfacing of 8289 with 8086 microprocessor
Text: one M BI8289A/8289B MULTIBUS R I iAPX 86/88/186 Bus Arbiter January 1989 Distinctive Features- General Descriptioru Emulates Intel 8289 Bus Arbiter, however, not pin for pin compatible. Please refer to pinout diagram. Provides arbitration o f m ultiple masters on MULTIBUS I.
|
OCR Scan
|
289A/8289B
8289B
intel 8289
interfacing 8289 with 8086
8288 bus controller interfacing with 8086
8289 bus arbiter 8086
8289
8289 bus arbiter
pin of microprocessor 80386
8088 intel microprocessor pin diagram
pin configuration of 8289
interfacing of 8289 with 8086 microprocessor
|
PDF
|
pin diagram priority decoder 74138
Abstract: 8284 clock generator intel 8284 clock generator MULTIMASTER 74149 PB8289D uPB8289 8284 clock intel 8289 8289 bus arbiter
Text: SEC mPB8289 BUS ARBITER NEC Electronics Inc. D escription Pin C onfiguration The /j P B8289 bus arbiter is used with the/iPB8288 bus controNer to interface 8086 and 8088 microprocessors to a multi master system bus. The fiPB8289 controls the ¿iPB8288 bus controller and the bus transceivers
|
OCR Scan
|
uPB8289
the/iPB8288
fiPB8289
iPB8288
PB8289
pin diagram priority decoder 74138
8284 clock generator
intel 8284 clock generator
MULTIMASTER
74149
PB8289D
8284 clock
intel 8289
8289 bus arbiter
|
PDF
|
Intel 8289
Abstract: priority logic using 8289
Text: M B I 8 2 8 9 A /8 2 8 9 B MULTIBUS I iAPX 86/88/186 Bus Arbiter Distinctive Features_ • Emulates Intel 8289 Bus Arbiter, however, not pin tor pin compatible. Please refer to pinout diagram. • Provides arbitration o f m ultiple masters on
|
OCR Scan
|
8289B
MBI8289
Intel 8289
priority logic using 8289
|
PDF
|
Untitled
Abstract: No abstract text available
Text: KS82C289 BUS ARBITER FEATURES/BENEFITS DESCRIPTION • Supports serial, parallel, and rotating priority resolving schemes The Samsung KS82C289 20-pin CMOS Bus Arbiter signals to request, possess, and release the system bus. External logic determines w hich bus cycle requires the
|
OCR Scan
|
KS82C289
KS82C289
20-pin
82C289
|
PDF
|
Multibus ii protocol
Abstract: Multibus arbitration protocol 486 system bus
Text: TO SHIBA INTEGRATED CIRCUIT BAC TECHNICAL D A T A BAC Bus Arbiter/Controller GENERAL DESCRIPTION ' The MULTIBUS II Bus Arbiter/Contro1ler (BAC) is an 84-pin, CMOS component that embodies the Arbitration and system control line functions of the MULTIBUS II
|
OCR Scan
|
84-pin,
Multibus ii protocol
Multibus arbitration protocol
486 system bus
|
PDF
|
intel 8289
Abstract: No abstract text available
Text: J Q D L ^ MBI 8289A/8289B ^ •a ^ T S rT T T ^ MULTIBUS R I iAPX 86/88/186 Bus Arbiter January 1989 Distinctive Features- General Description. Emuiates Intel 8289 Bus Arbiter, however, not pin for pin compatible. Please refer to pinout diagram. Provides arbitration of multiple masters on MULTIBUS I.
|
OCR Scan
|
289A/8289B
8289B
opt19
intel 8289
|
PDF
|
