A3210
Abstract: AM7201 CY7C419 CY7C421 IDT7201
Text: CY7C421512 x 9 Asynchronous FIFO CY7C421 512 × 9 Asynchronous FIFO 512 × 9 Asynchronous FIFO Features • Asynchronous First-In First-Out FIFO Buffer Memories ❐ 512 × 9 (CY7C421) ■ Dual-Ported RAM Cell ■ High Speed 50 MHz Read and Write Independent of Depth and
|
Original
|
CY7C421512
CY7C421
CY7C421)
300-Mil
IDT7201,
AM7201
A3210
AM7201
CY7C419
CY7C421
IDT7201
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C421512 x 9 Asynchronous FIFO CY7C421 512 × 9 Asynchronous FIFO 512 × 9 Asynchronous FIFO Features • Asynchronous First-In First-Out FIFO Buffer Memories ❐ 512 × 9 (CY7C421) ■ Dual-Ported RAM Cell ■ High Speed 50 MHz Read and Write Independent of Depth and
|
Original
|
CY7C421512
CY7C421
CY7C421)
300-Mil
IDT7201,
AM7201
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C421512 x 9 Asynchronous FIFO CY7C421 512 × 9 Asynchronous FIFO 512 × 9 Asynchronous FIFO Features • Asynchronous First-In First-Out FIFO Buffer Memories ❐ 512 × 9 (CY7C421) ■ Dual-Ported RAM Cell ■ High Speed 50 MHz Read and Write Independent of Depth and
|
Original
|
CY7C421512
CY7C421
CY7C421)
300-Mil
IDT7201,
AM7201
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C421512 x 9 Asynchronous FIFO CY7C421 512 × 9 Asynchronous FIFO 512 × 9 Asynchronous FIFO Features • Asynchronous First-In First-Out FIFO Buffer Memories ❐ 512 × 9 (CY7C421) ■ Dual-Ported RAM Cell ■ High Speed 50 MHz Read and Write Independent of Depth and
|
Original
|
CY7C421512
CY7C421
CY7C421)
300-Mil
IDT7201,
AM7201
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeMico Asynchronous SRAM Controller The LatticeMico asynchronous SRAM controller is a slave device for the WISHBONE architecture. It interfaces to an industry-standard asynchronous SRAM device. Version This document describes the 3.2 version of the LatticeMico asynchronous
|
Original
|
32-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C056V CY7C057V CY7C037V CY7C038V3.3 V 16 K / 32 K x 36 FLEx36 Asynchronous Dual-Port Static RAM CY7C056V CY7C057V 3.3 V 16 K / 32 K × 36 FLEx36™ Asynchronous Dual-Port Static RAM 3.3 V 16 K / 32 K × 36 FLEx36™ Asynchronous Dual-Port Static RAM
|
Original
|
CY7C056V
CY7C057V
CY7C037V
CY7C038V3
FLEx36TM
CY7C057V
144-pin
|
PDF
|
am7202
Abstract: CY7C420 CY7C421 CY7C432 7C43 cy7c421a
Text: CY7C421256/512/1K/2K/4K x 9 Asynchronous FIFO CY7C421 256/512/1K/2K/4K x 9 Asynchronous FIFO Features Functional Description • Asynchronous First-In First-Out FIFO Buffer Memories ❐ 512 x 9 (CY7C421) ■ Dual-Ported RAM Cell ■ High Speed 50 MHz Read and Write Independent of Depth and
|
Original
|
CY7C421256/512/1K/2K/4K
CY7C421
256/512/1K/2K/4K
CY7C421)
300-mil,
600-mil
IDT7200,
IDT7201,
IDT7202,
IDT7203,
am7202
CY7C420
CY7C421
CY7C432
7C43
cy7c421a
|
PDF
|
CY7C420
Abstract: CY7C421 CY7C432 AM7203
Text: CY7C421256/512/1K/2K/4K x 9 Asynchronous FIFO CY7C421 256/512/1K/2K/4K × 9 Asynchronous FIFO Features Functional Description • Asynchronous First-In First-Out FIFO Buffer Memories ❐ 512 x 9 (CY7C421) ■ Dual-Ported RAM Cell ■ High Speed 50 MHz Read and Write Independent of Depth and
|
Original
|
CY7C421256/512/1K/2K/4K
CY7C421
256/512/1K/2K/4K
CY7C421)
300-mil,
600-mil
IDT7200,
IDT7201,
IDT7202,
IDT7203,
CY7C420
CY7C421
CY7C432
AM7203
|
PDF
|
SNLS378B
Abstract: No abstract text available
Text: PC16550D PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs† Literature Number: SNLS378B PC16550D Universal Asynchronous Receiver Transmitter with FIFOs General Description Features The PC16550D is an improved version of the original 16450 Universal Asynchronous Receiver Transmitter UART
|
Original
|
PC16550D
PC16550D
SNLS378B
SNLS378B
|
PDF
|
diagrams of 16450 UART
Abstract: RRD-B30M75 SNLS378B
Text: PC16550D PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs† Literature Number: SNLS378B PC16550D Universal Asynchronous Receiver Transmitter with FIFOs General Description Features The PC16550D is an improved version of the original 16450 Universal Asynchronous Receiver Transmitter UART
|
Original
|
PC16550D
PC16550D
SNLS378B
diagrams of 16450 UART
RRD-B30M75
SNLS378B
|
PDF
|
ZLAN-38
Abstract: No abstract text available
Text: ZLAN-38 Applications of the CESoP Processors Flexible TDM Interface Application Note Contents July 2005 1.0 1.0 Flexible TDM Interface 2.0 Unstructured Interface 2.1 Asynchronous Loop Timing 2.2 Asynchronous Network Timing using CET 2.3 Asynchronous Loop Timing or Network Timing
|
Original
|
ZLAN-38
CET15
|
PDF
|
max232 maxim
Abstract: C07F PIR 200B 74HC165 max232 tx AN547 B007 B090 B800 C072
Text: Serial Port Utilities AN547 Serial Port Utilities INTRODUCTION Asynchronous Mode Setup PIC17C42 has an on chip high speed Universal Synchronous Asynchronous Receiver Transmitter USART . The serial port can be configured to operate either in fullduplex asynchronous mode or half duplex synchronous
|
Original
|
AN547
PIC17C42
max232 maxim
C07F
PIR 200B
74HC165
max232 tx
AN547
B007
B090
B800
C072
|
PDF
|
UART Program Examples TI m16c
Abstract: MSV30262-SKP UART Program Examples
Text: APPLICATION NOTE M16C/26 Using UARTs in Asynchronous Mode 1.0 Abstract The following article introduces and describes how to use the UART’s of the M16C/26 M30262 Flash microcontroller (MCU) for asynchronous communications. A sample program, using UART0 in asynchronous
|
Original
|
M16C/26
M30262)
MSV30262-SKP
MSV30262
M30262
16-bit
M16C/60
10-bit
UART Program Examples TI m16c
UART Program Examples
|
PDF
|
hdlc
Abstract: 806C MC68360
Text: MOTOROLA SEMICONDUCTOR TECHNICAL INFORMATION Asynchronous HDLC MC68360 ASYNC HDLC Protocol Microcode User’s Manual Rev 1.1 January 24, 1996 Asynchronous HDLC Asynchronous HDLC 1 ASYNC HDLC Controller Overview 4 2 ASYNC HDLC Controller Key Features 2.1 ASYNC HDLC Channel Frame Transmission Processing
|
Original
|
MC68360
hdlc
806C
|
PDF
|
|
|
CM17
Abstract: s0ric
Text: R8C/25 Group Serial I/O Operation in Clock Asynchronous Serial I/O Mode R8C/25 Group Serial I/O Operation in Clock Asynchronous Serial I/O Mode 1. Abstract This document describes an 8-byte serial transmit/receive program using clock asynchronous I/O mode.
|
Original
|
R8C/25
REJ05B1063-0100/Rev
CM17
s0ric
|
PDF
|
high level block diagram for asynchronous FIFO
Abstract: L8C201PC25
Text: L8C201/202/203/204 L8C201/202/203/204 DEVICES INCORPORATED 512/1K/2K/4K x 9-bit Asynchronous FIFO 512/1K/2K/4K x 9-bit Asynchronous FIFO DEVICES INCORPORATED DESCRIPTION ❑ Advanced CMOS Technology ❑ High Speed — to 10 ns Access Time ❑ Asynchronous and Simultaneous
|
Original
|
L8C201/202/203/204
512/1K/2K/4K
28-pin
32-pin
L8C201,
L8C202,
L8C203,
high level block diagram for asynchronous FIFO
L8C201PC25
|
PDF
|
a13493
Abstract: a1349 A13492 A13488 66244 A1348
Text: Ordering number : ENN*6624 CMOS IC LC35W1000BM, BTS-70U/10U Asynchronous Silicon Gate 1M 131,072 words x 8 bits SRAM Preliminary Overview Package Dimensions The LC35W1000BM and LC35W1000BTS-70U/10U are asynchronous silicon gate CMOS static RAM devices with
|
Original
|
LC35W1000BM,
BTS-70U/10U
LC35W1000BM
LC35W1000BTS-70U/10U
072-word
205A-SOP32
LC35W1000BM-70U/10U]
a13493
a1349
A13492
A13488
66244
A1348
|
PDF
|
telemecanique altivar 31 fault codes
Abstract: telemecanique contactor catalogue manual telemecanique altivar 31 wiring diagram altivar 31 telemecanique altivar 31H075M2 Telemecanique LC1k ATV31H055M2 LC1-D09 installation manual TSX CSA SZ1RV1202
Text: Presentation Variable speed drives for asynchronous motors 2 Altivar 31 ESC ENT stop reset FWO REV 3 2 RUN 4 1 5 6 7 2 Presentation continued Variable speed drives for asynchronous motors 2 Altivar 31 Applications The Altivar 31 drive is a frequency inverter for 3-phase squirrel cage asynchronous
|
Original
|
|
PDF
|
DATASHEET AM7202
Abstract: CY7C425 CY7C421-15AXC CY7C419 CY7C420 CY7C421 am7202 IDT7202 CY7C421-20JXC AM7204
Text: CY7C419/21/25/29/33256/512/1K/2K/4K x 9 Asynchronous FIFO CY7C419/21/25/29/33 256/512/1K/2K/4K x 9 Asynchronous FIFO Features Functional Description • Asynchronous first-in first-out FIFO buffer memories ■ 256 x 9 (CY7C419) ■ 512 x 9 (CY7C421) ■
|
Original
|
CY7C419/21/25/29/33256/512/1K/2K/4K
CY7C419/21/25/29/33
256/512/1K/2K/4K
CY7C419)
CY7C421)
CY7C425)
CY7C429)
CY7C433)
300-mil,
600-mil
DATASHEET AM7202
CY7C425
CY7C421-15AXC
CY7C419
CY7C420
CY7C421
am7202
IDT7202
CY7C421-20JXC
AM7204
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PARADIGM Product Family MODULES Secondary Level Cache Modules Static RAM Modules • • • • • • • • PDM4M096S PDM4M096L PDM4M4030 PDM4M4040 PDM4M4050 PDM4M4060 PDM4M4110 PDM4M4120 512K x 8 Asynchronous (512K x 8 Asynchronous) (64Kx 32 Asynchronous)
|
OCR Scan
|
PDM4M096S
PDM4M096L
PDM4M4030
PDM4M4040
PDM4M4050
PDM4M4060
PDM4M4110
PDM4M4120
512Kx
82420TX
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Asynchronous PAL20RA10 Ordering Information Features/ Benefits • Programmable clock for asynchronous operation PAL20RA10-20 C NS STD • Programmable asynchronous set and reset • Programmable polarity PROGRAMMABLE ARRAY LOGIC T L PROCESSING STD = Standard
|
OCR Scan
|
PAL20RA10
PAL20RA10-20
20-pin
PAL16RA8
|
PDF
|
BCM sdk
Abstract: bcm 8706 communication between 8086 and 8089 MCS-80 design kit AP-134 intel d 8274 basics of 8085 microprocessor TA 8274 BA6200 sdk 8085 application
Text: in ter APPLICATION NOTE AP-134 October 1990 Asynchronous Communication with the 8274 Multiple-Protocol Serial Controller Order Number: 210311 -002 2-348 ASYNCHRONOUS COMMUNICATION WITH CONTROLLER CONTENTS PAG E INTRODUCTION 2-350 SERIAL-ASYNCHRONOUS DATA LINKS
|
OCR Scan
|
AP-134
SDK-86
BA6200
071ft
RS-232-C,
RS-422,
RS-423,
BCM sdk
bcm 8706
communication between 8086 and 8089
MCS-80 design kit
AP-134
intel d 8274
basics of 8085 microprocessor
TA 8274
sdk 8085 application
|
PDF
|
PAL20RA10-20
Abstract: No abstract text available
Text: Asynchronous PAL20RA10 Ordering Information Features/ Benefits • Programmable clock for asynchronous operation PAL20RA10-20 C NS STD • Programmable asynchronous set and reset • Programmable polarity PROGRAMMABLE ARRAY LOGIC XTTTTT1 • Local and global output enable control
|
OCR Scan
|
PAL20RA10
20-pin
PAL16RAS
PAL20RA10-20
|
PDF
|
MC68B50P
Abstract: MC6850 MC6850P SSC 9500 ACIA MC6809 MC68850P MC6860L MC6850D MC68B50 MC6850CL
Text: M MOTOROLA SEMICONDUCTORS MC6850 3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER (ACIA) MOS (N-CHANNEL, SILICON-GATE) The MC6850 Asynchronous Communications Interface Adapter pro vides the data formatting and control to interface serial asynchronous
|
OCR Scan
|
MC6850
MC6800
MC6850/D
A11225-9
MC6850/D
MC68B50P
MC6850P
SSC 9500
ACIA MC6809
MC68850P
MC6860L
MC6850D
MC68B50
MC6850CL
|
PDF
|
