AT91SAM
Abstract: atmel BCH codes 257975,BOSE atmel 418
Text: Features • Multibit Error Correcting Code • Algorithm based on binary shortened Bose, Chaudhuri and Hocquenghem BCH codes Programmable Error Correcting Capability: 2, 4, 8, 12 and 24 bit of errors per sector Programmable Sector Size: 512 bytes or 1024 bytes.
|
Original
|
32-bit
11038AS
26-Jan-10
AT91SAM
atmel
BCH codes
257975,BOSE
atmel 418
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Extract from the online catalog BCH-508VS- 2 Order No.: 5434311 The figure shows a 5-pos. version of the product Header, Nominal current: 12 A, Rated voltage III/2 : 320 V, Number of
|
Original
|
BCH-508VS-
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Extract from the online catalog BCH-508VS-18 GY Order No.: 5434476 The figure shows a 5-pos. version of the product Header, Nominal current: 12 A, Rated voltage III/2 : 320 V, Number of
|
Original
|
BCH-508VS-18
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Extract from the online catalog BCH-508VS-22 GY Order No.: 5434515 The figure shows a 5-pos. version of the product Header, Nominal current: 12 A, Rated voltage III/2 : 320 V, Number of
|
Original
|
BCH-508VS-22
|
PDF
|
TC3024
Abstract: vhdl code hamming vhdl coding for hamming code hamming decoder vhdl code hamming vhdl block diagram code hamming qpsk modulation VHDL CODE vhdl code for block turbo codes TC3014 TC3000
Text: TurboConcept 1, av. du Technopôle 29280 PLOUZANE FRANCE phone : +33 2 29 00 19 88 fax : +33 2 29 00 18 03 www.turboconcept.com TC3000 Turbo Product Code decoders Introducing turbo product codes with BCH “t=2” codes Customisable bitrate : 7 to 25 Mbits/s
|
Original
|
TC3000
TC3000
TC3011
TC3014
TC3022
APEX20K
TC3024
vhdl code hamming
vhdl coding for hamming code
hamming decoder vhdl code
hamming vhdl
block diagram code hamming
qpsk modulation VHDL CODE
vhdl code for block turbo codes
TC3014
|
PDF
|
dwa 108 a
Abstract: 27mhz remote control IC H261 HMP8112 HMP8364 MD31 dwa 108 Variable Length Decoder VLD
Text: HMP8364 S E M I C O N D U C T O R PRELIMINARY H.261 Video CODEC June 1997 Features Description • Complete and Fully Compliant H.261 Codec Including Framing and BCH Error Detect/Correct The Harris H.261 Video Codec is a single-chip, high performance integrated circuit that simultaneously encodes and
|
Original
|
HMP8364
1-800-4-HARRIS
dwa 108 a
27mhz remote control IC
H261
HMP8112
HMP8364
MD31
dwa 108
Variable Length Decoder VLD
|
PDF
|
BCHV35
Abstract: RSUFH42 RHV30 BCHV50
Text: HIGH VOLTAGE AXIAL LEAD RECTIFIER ASSEMBLY – BCH, RH, RS & RTH SERIES FIGURE 6 .25 .032 L .25 Dimensions are in inches. Avg. Forward Current Max. IFAVM@55°C mA milliamps 650 650 550 500 500 1500 1500 1250 1250 1250 25 25 25 25 25 25 25 25 25 25 25 100
|
Original
|
RSUFH12
RSUFH18
RSUFH24
RSUFH36
RSUFH42
RHV15
RHV20
RHV25
RHV30
RHV35
BCHV35
RSUFH42
RHV30
BCHV50
|
PDF
|
rthv80
Abstract: RTHV60 BCHV60 RTHV45 RTHV25 RHV35 rthv20 RHV30 RTHV40 RHV15
Text: HIGH VOLTAGE AXIAL LEAD RECTIFIER ASSEMBLY – BCH, RH, RS & RTH SERIES FIGURE 6 .25 .032 L .25 Dimensions are in inches. Avg. Forward Current Max. IFAVM@55°C mA milliamps 650 650 550 500 500 1500 1500 1250 1250 1250 25 25 25 25 25 25 25 25 25 25 25 100
|
Original
|
RSUFH12
RSUFH18
RSUFH24
RSUFH36
RSUFH42
RHV15
RHV20
RHV25
RHV30
RHV35
rthv80
RTHV60
BCHV60
RTHV45
RTHV25
RHV35
rthv20
RHV30
RTHV40
RHV15
|
PDF
|
G.975
Abstract: BCH encoder decoder rs 1023 rs decoder OTU2 framer
Text: G.975 I.4 EFEC IP Core DS-1036 Data Sheet The Altera G.975 I.4 Enhanced Forward Error Correction G.975 I.4 EFEC IP core demonstrates the International Telecommunication Union-Telecommunication Standardization Sector (ITU-T) G.975 standardized Reed-Solomon (RS) and BoseChaudhuri-Hocquenghem (BCH) super FEC algorithms. G.975 I.4 EFEC implements
|
Original
|
DS-1036
G.975
BCH encoder decoder
rs 1023
rs decoder
OTU2 framer
|
PDF
|
Untitled
Abstract: No abstract text available
Text: RS, RH, BCH AND RTH SERIES FIGURE 94 .25 .032 L .25 Dimensions are in inches. Avg. Forward Current Max. IFAVM@55°C mA milliamps 650 650 550 500 500 1500 1500 1250 1250 1250 25 25 25 25 25 25 25 25 25 25 25 100 100 100 100 100 100 100 100 100 100 100 100
|
Original
|
RSUFH12
RSUFH18
RSUFH24
RSUFH36
RSUFH42
RHV15
RHV20
RHV25
RHV30
RHV35
|
PDF
|
Internal diagram of ic 7495
Abstract: optical regenerator OTN SWITCH regenerator in optical 0936A TFEC0410G BA 1153 code of encoder and decoder in rs(255,239) sdh regenerator ic 7495 data sheet
Text: Product Brief March 2001 TFEC0410G 40 Gbits/s Optical Networking Interface With Strong FEC and Digital Wrapper Features • ■ Versatile IC supports single 2488 Mbits/s 16 bits at 155 Mbits/s , quad 2488 Mbits/s (4 bits at 622 Mbits/s), and single 9952 Mbits/s (16 bits at
|
Original
|
TFEC0410G
STS-48/
STM-16
STS-192/STM-64
STS-48/STM-16
PB01-014SONT
PN00-024SONT)
Internal diagram of ic 7495
optical regenerator
OTN SWITCH
regenerator in optical
0936A
BA 1153
code of encoder and decoder in rs(255,239)
sdh regenerator
ic 7495 data sheet
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MB3799 1/3 _ IL22 * C-MOS 6-CH SWITCHING REGULATOR CONTROLLER 25 30 VDD3(+6V) 36 35 -TOP VIEW- 37 24 40 20 GND VDD1(+6V) 45 15 VDD2(+6V) 13 12 10 5 1 48 (VDD =+6V) PIN I/O No. O 1 I 2 I 3 O 4 I 5 I 6 I 7 I 8 O 9 I 10 I 11 I 12 13 14 15
|
Original
|
MB3799
|
PDF
|
TNC2
Abstract: STA-109 sta 8
Text: Attenuators Panel Mount Specifications Step Attenuators - Manual 0 to 60 dB in 10 dB Steps Frequency: DC-18.0 , DC - 12 .4, DC - 8.0, and DC - 4.0 GHz units available Attenuation Values: 0 - 60 dB Attenuation Accuracy: Attenuation dB DC-18.0 DC-12.4 DC - 8.0 DC - 4.0
|
Original
|
DC-18
DC-12.
08-NNN05
0-60dB
0-60dB
STA-1097Step
08-SMAAttenuator
TNC2
STA-109
sta 8
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TYPE CH & TYPE BCH Type CH Chassis Mount Style 5 to 250 Watts MIL-R-18546 Approved Type BCH - Exceptional Power to Size Ratio -1 5 to 35 Watts Solid Beryllium Core Electrical • ■ ■ ■ ■ ■ ■ ■ Non Inductive Styles Available Matched Sets Available
|
OCR Scan
|
MIL-R-18546
1000VRM
500VRMS
1000M
Mil-R-18546
100CH
12x12x
110CH
180CH
250CH
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Description The L64715 implements the forw ard error co r rection, bit filling and synchronization schem e specified in ITU-TSS formerly CCITT recom m endation H.261. The forw ard error correcting code is a 2-error correcting BCH
|
OCR Scan
|
L64715
511-bit
S3D4fi04
44-Pin
53Q4fl04
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Preliminary Description The L64715 implements the forward error cor rection, bit filling and synchronization scheme specified in International Consultative Committee for Telephones and Telegraphs
|
OCR Scan
|
L64715
L64715
44-Pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Description The L64715 implements the forw ard error co r rection, bit filling and synchronization scheme specified in CCITT Consultative Committee on International Telephones and Telegraphs recom m endation H.261. The forw ard error
|
OCR Scan
|
L64715
L64715
44-Pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Description The device can be programmed to operate w ith or w ithout bit filling. When the fill mode is selected, the first message bit is used to indi cate if the rest of the message has been filled
|
OCR Scan
|
L64715
511-bit
44-Pin
|
PDF
|
4221L
Abstract: lead selenide
Text: HAMAMATSU CORP ] m 422<=)bCH O O a S S T T 7 • 7~//-*7 B F S E R IE S PbSe Flat Plate Detectors WAVELENGTH IN MICRONS D E S C R IP T IO N : B F series Lead Selenide PbSe) detectors are unpackaged, flat plate units. These detectors offer an economical choice with good
|
OCR Scan
|
4221L
lead selenide
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HMP8364 S E M IC O N D U C T O R PRELIMINARY H.261 Video CODEC June 1997 Features Description • Complete and Fully Compliant H.261 Codec Including Framing and BCH Error Detect/Correct The Harris H.261 Video Codec is a single-chip, high perfor mance integrated circuit that simultaneously encodes and
|
OCR Scan
|
HMP8364
|
PDF
|
Scans-048
Abstract: DSAGER00040
Text: BCH 1 BL 2 Ba B as Type Uf 24 30 3,45 3,45 0,18 0,18 0,5 0,5 = •= . If H eizart ~ M° O EP N N Verw. 200 200 ^ 200 220 220 Ua - - - - 50 - - - - -1 0 2 - - _ - 50 -20 1 ,3 < 0,01 - 100 - - -1 0 2 ) -2 0 -6 -6 5 8) 40 3 3 la 6 — — h* - -2 Ug5 Ugi Ug3
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HMP8364 h a r r is S E M I C O N D U C T O R Ê Ê Ë W Ë È PRELIMINARY H.261 Video CODEC June 1997 Features Description • Com plete and Fully Com pliant H.261 Codec Including Framing and BCH Error Detect/Correct The Harris H.261 Video Codec is a single-chip, high perfor
|
OCR Scan
|
HMP8364
1-800-4-HARRIS
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TYPE B C H C H A S S IS M O U N T A L U M IN U M — F IN N E D H E A T S IN K B E R Y L L IU M O X ID E O R A L U M IN A C O R E 15 through 35 W atts PMBOtPO REgDgTOfS CŒWVWV T Y P CH E Chassis Mount, Type BCH units are designed for m aximum heat dissipation by
|
OCR Scan
|
B10CH
B25CH
|
PDF
|
BA7710S
Abstract: BA7711S BA7711
Text: ROHM CO L T D - 40E t> T a a a w m VTRffl IC /IC s for VTR Applications ooaso^a t ebrhm BÀ7710S/BA7711S 7 ^ 7 7 -2 / BA7710S/1A7711S H i F i t f - x V H iF i A u d io t f F M F M W $ M M o d e m BA7710S, BA7711SIÌ, V H S - H iF it f - x V t f C D ix 'A v
|
OCR Scan
|
7710S/BA7711S
7710S/1A7711
T-77-2.
BA7710S,
BA7711SIÃ
Fay-77"
CBA7720S
BA771
BA7711
BA7710SIÃ
BA7710S
BA7711S
|
PDF
|
