ADSP-21065L
Abstract: ADSP21065LKS200X KHQD TMS 3727
Text: DSP Microcomputer ADSP-21065L Preliminary Technical Information + ,QVWUXPHQWDWLRQDQG,QGXVWULDO$SSOLFDWLRQV 6XSHU+DUYDUG$UFKLWHFWXUH&RPSXWHU 6+$5& RXU,QGHSHQGHQW%XVHVIRU'XDO'DWD
|
Original
|
ADSP-21065L
KLS65
00HPRU\DQG
23HULSKHUDO
66XSSRUWIRU6LPXOWDQHRXV5HFHLYHDQG7UDQVPLW
/2363HDN0
/2366XVWDLQHG3HUIRUPDQFH
00HPRU\
ADSP-21065LKS-200x
ADSP-21065L
ADSP21065LKS200X
KHQD
TMS 3727
|
PDF
|
TMS 3727
Abstract: No abstract text available
Text: BACK DSP Microcomputer ADSP-21065L Preliminary Technical Information + ,QVWUXPHQWDWLRQDQG,QGXVWULDO$SSOLFDWLRQV 6XSHU+DUYDUG$UFKLWHFWXUH&RPSXWHU 6+$5& RXU,QGHSHQGHQW%XVHVIRU'XDO'DWD
|
Original
|
ADSP-21065L
KLS65
00HPRU\DQG
23HULSKHUDO
66XSSRUWIRU6LPXOWDQHRXV5HFHLYHDQG7UDQVPLW
/2363HDN0
/2366XVWDLQHG3HUIRUPDQFH
00HPRU\
23LQVDQG7LPHUVZLWK
TMS 3727
|
PDF
|
bms 13-65 type 0G
Abstract: BOEING BMS 13-65 HS5938-1 2-1548-1M27 bms 13-65 KTH-2216
Text: GSD .03 3 HOLES REVISIONS INO en I co en ER 37068 AR 07/18/96 CN 38710 C DCT 6/23/3 I CN 39587 A DCT 8/2 2 /6 2—1548—1M27 STAMP: 91836 125 -9 5 -7 XX XX (DATE CODE) scale NOTES: 1. FOR USE WITH BOEING BMS 13-65 TYPE 0G 2. FOR CABLING INSTRUCTIONS SEE 3 -5 4 6 -1 .
|
OCR Scan
|
2--1548--1M27
KTH-2216.
MIL-STD-348.
1-569-35MA9)
HS5938-1
ASTM-D4894
ASTM-B140
ASTM-B-196
ASTM-B103
ASTM-B16
bms 13-65 type 0G
BOEING BMS 13-65
2-1548-1M27
bms 13-65
KTH-2216
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES DSP Microcomputer ADSP-2171/ADSP-2172/ADSP-2173 FEATURES 30 ns Instruction Cycle Time 33 MIPS from 16.67 MHz Crystal at 5.0 V 50 ns Instruction Cycle Time (20 MIPS) from 10 MHz Crystal at 3.3 V ADSP-2100 Family Code & Function Compatible with
|
OCR Scan
|
ADSP-2171/ADSP-2172/ADSP-2173
ADSP-2100
ADSP-2172)
16-Bit
128-Lead
ADSP-217
1KST-104
|
PDF
|
5-pin BMS
Abstract: 27c256 plcc "vector instructions" saturation T 2109
Text: ANALOG DEVICES Low Cost DSP Microcomputers ADSP-2104/ADSP-2109 FUNCTIONAL BLOCK DIAGRAM SUM M A RY 16-Bit Fixed-Point D SP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/
|
OCR Scan
|
16-Bit
005032b
ADSP-2104/ADSP-2109
68-Lead
P-68A
5-pin BMS
27c256 plcc
"vector instructions" saturation
T 2109
|
PDF
|
ADSP-2115
Abstract: No abstract text available
Text: ANALOG DEVICES AD SP-2100 Family DSP Microcomputers ADSP-21 xx SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/
|
OCR Scan
|
SP-2100
ADSP-21
16-Bit
ADSP-2111
ADSP-2111)
68-Lead
80-Lead
P-68A
ADSP-2115
|
PDF
|
sem 2105 16 pin
Abstract: No abstract text available
Text: ADSP-2100 Family DSP Microcomputers ADSP-21XX ANALOG DEVICES SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/
|
OCR Scan
|
ADSP-2100
ADSP-21XX
16-Bit
ADSP-2111
ADSP-2111)
ADSP-2164BS-40
68-Lead
80-Lead
sem 2105 16 pin
|
PDF
|
ADSP-21MSP50A
Abstract: No abstract text available
Text: ANALOG DEVICES Mixed-Signal Processors with Host Interface Ports ADSP-21 msp50A/55A/56A FEATURES 77 ns Instruction Cycle Time from 13.00 MHz Crystal ADSP-2100 Family Code & Function Compatible 2K Words of On-Chip Program Memory RAM 1K Words of On-Chip Data Memory RAM
|
OCR Scan
|
ADSP-21
msp50A/55A/56A
ADSP-2100
msp56A
16-Bit
ADSP-21MSP50A
|
PDF
|
MIPS26
Abstract: adsp21msp59 HA20 27C512 DIL
Text: A N A LO G ► D E V IC E S FEATURES 38 ns Instruction Cycle Tim e 26 MIPS from 13.00 MHz Crystal ADSP-2100 Family Code and Function Com patible w ith N ew Instruction Set Enhanced for Bit Manipulation Instructions, M ultiplication Instructions, Biased Rounding, and Global Interrupt Masking
|
OCR Scan
|
ADSP-2100
ADSP-21msp59
16-Bit
M8/59
100-Lead
ADSP-21msp58BST-104
ADSP-21
msp59
MIPS26
adsp21msp59
HA20
27C512 DIL
|
PDF
|
TSE 4041
Abstract: ADSP-21msp56a PGA300 msp50 ADSP-21msp55A ADSP-21msp50 001C 27C64 80C51 HA20
Text: ► ANALOG DEVICES Mixed-Signal Processor with Host Interface Port ADSP-21 msp50A/55A/56A FEATURES 77 ns Instruction Cycle Time from 13.00 MHz Crystal ADSP-2100 Family Code & Function Compatible 2K Words of On-Chip Program Memory RAM 1K Words of On-Chip Data Memory RAM
|
OCR Scan
|
ADSP-21
msp50A/55A/56A
ADSP-2100
msp56A
16-Bit
0G42h7G
TSE 4041
ADSP-21msp56a
PGA300
msp50
ADSP-21msp55A
ADSP-21msp50
001C
27C64
80C51
HA20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG ► DEVICES ADSP-2100 Family DSP Microcomputers ADSP-21XX FUNCTIONAL BLOCK DIAGRAM SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/
|
OCR Scan
|
ADSP-2100
ADSP-21XX
16-Bit
ADSP-2111
Generato2164BS-40
100-Pin
100-Lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES Mixed-Signal Processor with Host Interface Port ADSP-21 msp50A/55A/56A FEATURES 77 ns Instruction Cycle Time from 13.00 MHz Crystal ADSP-2100 Family Code & Function Compatible 2K Words of On-Chip Program Memory RAM 1K Words of On-Chip Data Memory RAM
|
OCR Scan
|
ADSP-21
msp50A/55A/56A
ADSP-2100
msp56A
16-Bit
144-Pin
|
PDF
|
sp2111
Abstract: SP-2111 plc analog em 231 ADSP-2115-BP-55 marking YJ AM marking code BM 68A
Text: ANALOG DEVICES □ ADSP-2100 Family DSP Microcomputers ADSP-21 xx FUNCTIONAL BLOCK DIAGRAM SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/
|
OCR Scan
|
ADSP-2100
ADSP-21
16-Bit
ADSP-2111
BS-100A
S-100A
G-100A
P-68A
sp2111
SP-2111
plc analog em 231
ADSP-2115-BP-55
marking YJ AM
marking code BM 68A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES □ FEATURES 30 ns Instruction Cycle Time 33 MIPS from 16.67 MHz Crystal at 5.0 V 38 ns Instruction Cycle Time (26 MIPS) from 13 MHz Crystal at S.O V ADSP-2100 Family Code & Function Compatible with New Instruction Set Enhancements for Bit Manipula
|
OCR Scan
|
ADSP-2100
16-Bit
ADSP-2171KST-133
ADSP-2171BST-133
ADSP-2171KS-133
ADSP-217
IBS-133
ADSP-2171
ADSP-2171BST-104
ADSP-2171KS-104
|
PDF
|
|
|
TSE 4041
Abstract: ADSP-21msp50 msp50 21msp50 MHDR1 HA20
Text: ANALOG DEVICES INC fc.SE » A N A LO G ► DEVICES FEATURES 77 ns Instruction Cycle Time from 13.00 MHz Crystal ADSP-2100 Family Code & Function Compatible 2K Words of On-Chip Program Memory RAM 1K Word of On-Chip Data Memory RAM 2K Words of On-Chip Program Memory ROM
|
OCR Scan
|
ADSP-2100
ADSP-21
msp56
16-Bit
msp50/55/56
ADSP-21msp50KG-52
ADSP-21msp55KS-52
lmsp56KS-52
TSE 4041
ADSP-21msp50
msp50
21msp50
MHDR1
HA20
|
PDF
|
TSE 4041
Abstract: IMX17 144 PGA AS C2 DAB Clock Radio service manual
Text: ANALOG DEVICES Mixed-Signal Processor with Host Interface Port ADSP-21 msp50A/55A/56A FEATURES 77 ns Instruction Cycle Time from 13.00 MHz Crystal ADSP-2100 Family Code & Function Compatible 2K Words of On-Chip Program Memory RAM 1K Words of On-Chip Data Memory RAM
|
OCR Scan
|
ADSP-2100
ADSP-21
msp56A
16-Bit
TSE 4041
IMX17
144 PGA
AS C2 DAB Clock Radio service manual
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES DSP Microcomputer ADSP-2186 FEATURES PERFORMANCE 30 ns Instruction Cycle Time 33 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle
|
OCR Scan
|
ADSP-2186
ADSP-2100
100-Lead
ST-100
100-Lead
ST-100)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21060 ANALOG DEVICES SUMMARY High Performance Signal Processor for Communica tions, Graphics, and Imaging Applications Super Harvard ARchitecture Computer SHARC — Four Independent Buses for Dual Data Fetch,
|
OCR Scan
|
ADSP-2106x
ADSP-21062/ADSP-21060
32-Bit
ADSP-21060KS-133*
ADSP-21060KS-160*
ADSP-21060LKS-133*
ADSP-21060LKS-160*
|
PDF
|
CSP-01
Abstract: CSP01 ADSP-2100 12DT8
Text: ANALOG ► DEVICES Concurrent Signal Processor ADSP-21csp01 FEATURES PERFORMANCE 20 ns Instruction Cycle Tim e from 25 MHz Crystal @ 5.0 V 50 MIPS Sustained Performance 24-Bit Address Bus w ith a Unified 16M Address Space 32 Flexible Data Registers Provide Local Variable Storage
|
OCR Scan
|
ADSP-21csp01
24-Bit
64-Word,
40-Bit
ADSP-21
csp01
ADSP21
1KS200
160-Lead
S-160
CSP-01
ADSP-2100
12DT8
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • Utilizes the ARM7TDMI ARM Thumb® Processor Core - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In-Circuit Emulation • 2K Bytes Internal RAM • Fully-program mable External Bus Interface (EBI)
|
OCR Scan
|
32-bit
16-bit
8/16-bit
AT91M63200
A20/CS7
A21/CS6
|
PDF
|
Untitled
Abstract: No abstract text available
Text: September 1996 ADSP-2185/ADSP-2185L Preliminaiy Data Sheet For current information contact Analog Devices at 617 461-3881 ADSP-2185/ADSP-2185L DSP Microcomputers FEATURES Performance • 30 n s I n s t r u c t i o n C y c le T im e @ 5.0 V o lts , 33 M IP S S u s ta in e d P e r f o r m a n c e
|
OCR Scan
|
ADSP-2185/ADSP-2185L
ADSP-2185/ADSP-2185L
ADSP-2185KST-115
ADSP-2185BST-115
ADSP-2185LKST-115
ADSP-2185LBST-115
ADSP-2185KST-133
ADSP-2185BST-133
100-Lead
|
PDF
|
LDR type orp 12
Abstract: J 292 0 B3 lorb AT91M63200 PA-23s
Text: Features • Utilizes the ARM7TDMI ARM Thumb® Processor Core - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In-Circuit Emulation • 2K Bytes Internal RAM • Fully-program mable External Bus Interface (EBI)
|
OCR Scan
|
32-bit
16-bit
8/16-bit
AT91M63200
LDR type orp 12
J 292 0 B3
lorb
AT91M63200
PA-23s
|
PDF
|
adqr
Abstract: LBIT 204 AT91M63200 "32-Bit Microcontroller"
Text: Features • Utilizes the ARM7TDMI ARM Thumb® Processor Core - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In-Circuit Emulation • 2K Bytes Internal RAM • Fully-program mable External Bus Interface (EBI)
|
OCR Scan
|
32-bit
16-bit
8/16-bit
AT91M63200
adqr
LBIT 204
"32-Bit Microcontroller"
|
PDF
|
Untitled
Abstract: No abstract text available
Text: □ ANALOG DEVICES DSP Microcomputer ADSP-2181 FEATURES PERFORMANCE 30 ns Instruction Cycle Time from 16.67 MHz Crystal @ 5.0 Volts 33 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby
|
OCR Scan
|
ADSP-2181
ADSP-2100
128-Lead
|
PDF
|
