SSTL-15
Abstract: mini-lvds EIA-644 SSTL-18 EP3SL70
Text: 7. Stratix III Device I/O Features SIII51007-1.9 Stratix III I/Os are specifically designed for ease of use and rapid system integration while simultaneously providing the high bandwidth required to maximize internal logic capabilities and produce system-level performance. Independent modular I/O
|
Original
|
SIII51007-1
SSTL-15
mini-lvds
EIA-644
SSTL-18
EP3SL70
|
PDF
|
Ethernetblaster
Abstract: pin configuration of buffer EP3SE50 EPCS128 EPCS16 EPCS64
Text: 11. Configuring Stratix III Devices SIII51011-1.9 This chapter contains complete information about Stratix III supported configuration schemes, how to execute the required configuration schemes, and all necessary option pin settings. Stratix III devices use SRAM cells to store configuration data. Because SRAM memory
|
Original
|
SIII51011-1
Ethernetblaster
pin configuration of buffer
EP3SE50
EPCS128
EPCS16
EPCS64
|
PDF
|
HSUL-12
Abstract: jesd79-3d lpddr2 lpddr2 datasheet SSTL-12 SSTL-135 DDR3U Datasheet LPDDR2 SDRAM DDR3L SSTL135
Text: 5. I/O Features in Stratix V Devices STX5_51006-1.1 This chapter describes how Stratix V devices provide I/O capabilities that allow you to work in compliance with current and emerging I/O standards and requirements. With these device features, you can reduce board design interface costs and increase
|
Original
|
|
PDF
|
ieee 1149
Abstract: EPCS128 EPCS16 EPCS64
Text: Section III. Hot Socketing, Configuration, Remote Upgrades, and Testing This section provides information on hot socketing and power-on reset, configuring Stratix III devices, remote system upgrades, and IEEE 1149.1 JTAG Boundary-Scan Testing in the following sections:
|
Original
|
|
PDF
|
sim800l
Abstract: sim800 STK 411 - 220 str w 6252 stk 795 821
Text: SIM800 Series_AT Command Manual_V1.01 Smart Machine Smart Decision Document Title: SIM800 Series AT Commands Manual Version: 1.01 Date: 2013-07-23 Status: Release Document Control ID: SIM800 Series_AT Command Manual_V1.01 General Notes SIMCom offers this information as a service to its customers, to support application and
|
Original
|
SIM800
SIM800W,
SIM800V
SIM840W
SIM840V,
SIM800H/L
SIM800
GSM850
sim800l
STK 411 - 220
str w 6252
stk 795 821
|
PDF
|
HSUL-12
Abstract: SSTL-15 SSTL-18 M20K SV53001-1
Text: 1. DC and Switching Characteristics for Stratix V Devices SV53001-1.0 Electrical Characteristics This chapter covers the electrical and switching characteristics for Stratix V devices. Electrical characteristics include operating conditions and power consumption.
|
Original
|
SV53001-1
HSUL-12
SSTL-15
SSTL-18
M20K
|
PDF
|
pin configuration of buffer
Abstract: EP2AGX125 EP2AGX190 EP2AGX260 EP2AGX45 EP2AGX65 EPCS128 EPCS16 EPCS64 JESD-71
Text: 9. Configuration, Design Security, and Remote System Upgrades in Arria II GX Devices AIIGX51009-3.0 This chapter contains information about the Arria II GX supported configuration schemes, instructions about how to execute the required configuration schemes, and
|
Original
|
AIIGX51009-3
pin configuration of buffer
EP2AGX125
EP2AGX190
EP2AGX260
EP2AGX45
EP2AGX65
EPCS128
EPCS16
EPCS64
JESD-71
|
PDF
|
CCPD 33 CB 100MHz
Abstract: OC48 SSTL-15 SSTL-18
Text: Section I. Stratix IV Device Datasheet and Addendum This section includes the following chapters: • Chapter 1, DC and Switching Characteristics ■ Chapter 2, Addendum to the Stratix IV Device Handbook Revision History Refer to each chapter for its own specific revision history. For information on when
|
Original
|
SIV54001-4
CCPD 33 CB 100MHz
OC48
SSTL-15
SSTL-18
|
PDF
|
HSUL-12
Abstract: M20K SSTL-15 SSTL-18 HSTL-12
Text: Stratix V Device Handbook Volume 3 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V3-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
2010Altera
HSUL-12
M20K
SSTL-15
SSTL-18
HSTL-12
|
PDF
|
CCPD 33 CB 100MHz
Abstract: design of FM transmitter final year project OC48 SSTL-15 SSTL-18
Text: Stratix IV Device Handbook Volume 4 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-4.1 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
|
PDF
|
lpddr2 datasheet
Abstract: lpddr2 UniPHY lpddr2 Datasheet LPDDR2 SDRAM jesd79-3d HSUL-12 lpddr2 phy lpddr2 DQ calibration Dual LPDDR2 Datasheet LPDDR2
Text: Section II. I/O Interfaces This section provides information about Stratix V device I/O features, external memory interfaces, and high-speed differential interfaces with dynamic phase alignment DPA . This section includes the following chapters: • Chapter 5, I/O Features in Stratix V Devices
|
Original
|
|
PDF
|
lpddr2
Abstract: lpddr2 datasheet lpddr2 phy lpddr2 DQ calibration Datasheet LPDDR2 SDRAM DDR3L "Stratix IV" Package layout footprint HSUL-12 lpddr2 tutorial Verilog code of 1-bit full subtractor
Text: Stratix V Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
2010Altera
lpddr2
lpddr2 datasheet
lpddr2 phy
lpddr2 DQ calibration
Datasheet LPDDR2 SDRAM
DDR3L
"Stratix IV" Package layout footprint
HSUL-12
lpddr2 tutorial
Verilog code of 1-bit full subtractor
|
PDF
|
VHDL
Abstract: No abstract text available
Text: Arria II GX Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AIIGX5V1-1.1 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: £ XILINX XC3100L FPGA Families January 1996 Version 0.9 Product S pecification (Advanced Information) Features Description • Ultra-high-speed FPGA family with six members XC3100L is a performance-optimized relative of the XC3000L and XC3100A families. While all families are foot
|
OCR Scan
|
XC3100L
XC3000L
XC3100A
XC4000
|
PDF
|
|
|
XC2064
Abstract: XC2018 XC1736A XC2018-125 XC2000 XC3000 XC1765PD8C xc1765 XC2064-70 xc206470pc68c
Text: XC2064/XC2018 Logic Celi Array Pro d u ct S p ecificatio n FEATURES Part Num ber • Fully Field-Programmable: • I/O functions • Digital logic functions • Interconnections • General-purpose array architecture • Complete user control of design cycle
|
OCR Scan
|
XC2064/XC2018
XC2064/2018
84-Pin
XC2064
XC2018
XC1736A
XC2018-125
XC2000
XC3000
XC1765PD8C
xc1765
XC2064-70
xc206470pc68c
|
PDF
|
Untitled
Abstract: No abstract text available
Text: H igh perform ance 128KX8 5 V CMOS Flash EEPROM H A S29F010 II 1 2 8 K X 8 CMOS Flash EEPROM Features • O r g a n iz a t io n : 12 8 K x 8 b its • JEDEC s ta n d a r d w r i t e c y c le c o m m a n d s - p ro te c ts da ta fro m accidental changes • S e c to r E rase a r c h ite c tu r e
|
OCR Scan
|
128KX8
S29F010
|
PDF
|
t6961b
Abstract: t6961b toshiba t7778 Toshiba T6961b toshiba serial lcd LCD 640X200 NSEP 100-PIN HD6845S HMCS6800
Text: T O S H IB A INTEGRATED CIRCUIT T7779 TECHN ICAL DATA CRT/LCD CONTROLLER CLC T7779 The T7779(CLC) is a controller for a raster-scan CRT display and large scale dot matrix LCD. The features are listed below: 1) Software compatible with the HD6845S CRT controller.
|
OCR Scan
|
T7779
T7779
HD6845S
100PIN
t6961b
t6961b toshiba
t7778
Toshiba T6961b
toshiba serial lcd
LCD 640X200
NSEP
100-PIN
HMCS6800
|
PDF
|
54 VN 4302 93
Abstract: KDI A91 XC3042A pinout U/25/20/TN26/15/54 VN 4302 93
Text: \T ^ XC3000 Series Field Programmable Gate Arrays XC3000A/L, XC3100A/L V|1 INY n/x November 20, 1997 (Version 3.0) Product Description Features • • • • • • • • - Complete line of four related Field Programmable Gate Array product families
|
OCR Scan
|
XC3000
XC3000A/L,
XC3100A/L)
XC3000A,
XC3000L,
XC3100A,
XC3100L
MIL-STD-883C
XC3020A/XC3120A
XC3030A/XC3130A
54 VN 4302 93
KDI A91
XC3042A pinout
U/25/20/TN26/15/54 VN 4302 93
|
PDF
|
KDS 4B 12 MHZ crystal
Abstract: plcc ic xc3042a 84pin Xc3030a
Text: E X I LI N X XC3000 Series Field Programmable Gate Arrays June 1, 1996 Version 2.0 Product Description Features • • • • • • • • Complete line of four related Field Programmable Gate Array product families - XC3000A, XC3000L, XC3100A, XC3100L
|
OCR Scan
|
XC3000
XC3000A,
XC3000L,
XC3100A,
XC3100L
PQ100
TQ100
VQ100
PP132
PG132
KDS 4B 12 MHZ crystal
plcc ic xc3042a 84pin
Xc3030a
|
PDF
|
M3P1
Abstract: KD 2107 X3032
Text: XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families £ Product Description Features • Complete XACT Development System - Schematic capture, automatic place and route - Logic and timing simulation - Interactive design editor for design optimization
|
OCR Scan
|
XC3000,
XC3000A,
XC3000L,
XC3100,
XC3100A
XC3100A
M3P1
KD 2107
X3032
|
PDF
|
CL-GD5320
Abstract: hercules hgc 45X30 crt monitor circuit diagram index 173 sb 6845 8bit vga controller pcb layout ibm 8088 xt 1056x480 BT22 3dd PC MOTHERBOARD ibm rev 1.5 NEC MultiSync
Text: CL-GD5320 Data Sheet FEATURES • 100-pin QFP slngle-chlp VGA ■ TWo 256K x 4 DRAM Interface ■ 100% hardware-reglster- and BIOS-compatible with VGA, EGA, CGA, MDA and Hercules HGC ■ Fully compatible motherboard VGA solution for IBM* PS/2 Model 30 ■ Motherboard VGA solution with only seven ICs
|
OCR Scan
|
CL-GD5320
100-pin
8/16-blt
132-column
CL-GD5325
CL-GD5320
hercules hgc
45X30
crt monitor circuit diagram index 173 sb
6845 8bit vga controller
pcb layout ibm 8088 xt
1056x480
BT22 3dd
PC MOTHERBOARD ibm rev 1.5
NEC MultiSync
|
PDF
|
sony motherboard diagram
Abstract: No abstract text available
Text: SONY CXK78V4861BQ-33/40 FEATURES DESCRIPTION • Single Chip Cache Subsystem for 486-class microprocessors The SO NY Cache-1 M is a single chip cache sub system designed to work with various 486-class microprocessors. The SO NY Cache-1 M is designed specifically for mobile computing appli
|
OCR Scan
|
CXK78V4861BQ-33/40
486-class
200mV
D0Q72ci`
QFP-160P-L01
QFP160-P-2828-A
sony motherboard diagram
|
PDF
|
diagram transistor tt 2140
Abstract: JCA Technology low noise amplifier 3195A Xilinx XC3090 transistor A6I Transistor TT 2140 3164A equivalent for transistor tt 2146
Text: _ XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families Product Description F e a tu re s • Complete XACT Development System - Schematic capture, automatic place and route - Logic and timing simulation - Interactive design editor for design optimization
|
OCR Scan
|
XC3000,
XC3000A,
XC3000L,
XC3100,
XC3100A
XC3100A
diagram transistor tt 2140
JCA Technology low noise amplifier
3195A
Xilinx XC3090
transistor A6I
Transistor TT 2140
3164A
equivalent for transistor tt 2146
|
PDF
|
xc2064 pcb
Abstract: Y148 K6A60 XC-2064-50 XC2018-50
Text: ADV M C R O PLA/PLE/ARRAYS „ E „ | H n 5 a g | Logic Cell Array M 2 0 6 4 /M 2 0 1 8 Features/Benefits USER l/Os CONFIG URATION PROGRAM BITS • Completely reconflgurable by the user In the final system LOGIC CONFIG CAPACITY URABLE PART NUMBER (USABLE
|
OCR Scan
|
si13E
xc2064 pcb
Y148
K6A60
XC-2064-50
XC2018-50
|
PDF
|