CEA G22 Search Results

CEA G22 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
xc3s500e fg320 Abstract: XC3S500E FGG320 XC3S250E TQG144 AT45DBX M25PXX XCF32P FOOT PRINT DS3121 AT45DBXX X2Y3 spi flash m25pxx Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 March 21, 2005 Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v1.1 March 21, 2005 6 pages DS312-3 (v1.0) March 1, 2005 18 pages • • • • • •	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S250E CP132 CP132. CP132, FG400, FG484 xc3s500e fg320 XC3S500E FGG320 XC3S250E TQG144 AT45DBX M25PXX XCF32P FOOT PRINT DS3121 AT45DBXX X2Y3 spi flash m25pxx	PDF
xc3s500e fg320 Abstract: XC3S500E FGG320 XC3S250E TQG144 XC3S100E TQG144 CP132 "pin-compatible" XC3S100E TQ144 PQ208AGQ0525 xc3s1600e fg320 400-BALL DS312-1 Text: 06 Spartan-3E FPGA Family: Introduction and Ordering Information R DS312-1 v1.1 March 21, 2005 Advance Product Specification Introduction The Spartan -3E family of Field-Programmable Gate Arrays (FPGAs) is specifically designed to meet the needs of high volume, cost-sensitive consumer electronic applications. The five-member family offers densities ranging from	Original	DS312-1 90cument. XC3S250E CP132 CP132. CP132, FG400, FG484 VQ100, TQ144, xc3s500e fg320 XC3S500E FGG320 XC3S250E TQG144 XC3S100E TQG144 CP132 "pin-compatible" XC3S100E TQ144 PQ208AGQ0525 xc3s1600e fg320 400-BALL DS312-1	PDF
xc3s1200e fg320 Abstract: XC3S250E vqg100 SST25LFxxxA xc3s100 LVCMOS12 XC3S500E-FT256 Macronix Lot Identifier XC3S1200E-FG320 IPL34 MX25Lxxxx Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 November 23, 2005 Advance Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v2.0 November 23, 2005 8 pages DS312-3 (v2.0) November 23, 2005	Original	DS312 DS312-1 DS312-3 DS312-2 FG400 DS312-1, DS312-2, DS312-3, DS312-4, DS312-4 xc3s1200e fg320 XC3S250E vqg100 SST25LFxxxA xc3s100 LVCMOS12 XC3S500E-FT256 Macronix Lot Identifier XC3S1200E-FG320 IPL34 MX25Lxxxx	PDF
XC3S100E TQG144 Abstract: XC3S500E FGG320 FR 309 diode Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 May 19, 2006 Preliminary Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v3.0 March 22, 2006 DS312-3 (v3.2) May 19, 2006 • •	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S100E CP132 XC3S1600E FG320 XC3S100E TQG144 XC3S500E FGG320 FR 309 diode	PDF
ug230 Abstract: xc3s500e fg320 intel strataflash j3d xc3s1200e fg320 M25PXX XAPP485 XC3S500E XC3S250E-PQ208 XC3S500E FGG320 matrix tv m21 service mode manual Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 May 29, 2007 Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v3.4 November 9, 2006 DS312-3 (v3.6) May 29, 2007 • • • • •	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S100E CP132 XC3S500E XC3S1600E DS312-4 ug230 xc3s500e fg320 intel strataflash j3d xc3s1200e fg320 M25PXX XAPP485 XC3S250E-PQ208 XC3S500E FGG320 matrix tv m21 service mode manual	PDF
L14P3 Abstract: spi flash programmer schematic intel strataflash j3d xc3s500e fg320 XC3S100E-VQ100 Macronix Lot Identifier circuit diagram for seven segment display in fpga M25PXX XC3S500E 208 xc3s1600e fg320 Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 November 9, 2006 Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v3.4 November 9, 2006 DS312-3 (v3.4) November 9, 2006 • • •	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S1600E FG320 XC3S100E L14P3 spi flash programmer schematic intel strataflash j3d xc3s500e fg320 XC3S100E-VQ100 Macronix Lot Identifier circuit diagram for seven segment display in fpga M25PXX XC3S500E 208 xc3s1600e fg320	PDF
TQG144 Abstract: xc3s500e fg320 XC3S500E FGG320 3s250e xc3s100 XC3S500E-FT256 Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 October 5, 2006 Preliminary Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v3.0 March 22, 2006 DS312-3 (v3.2) May 19, 2006 • •	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S100E CP132 XC3S1600E FG320 TQG144 xc3s500e fg320 XC3S500E FGG320 3s250e xc3s100 XC3S500E-FT256	PDF
L04P Abstract: XC3S500E FGG320 XC3S100E TQ144 Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 April 10, 2006 Preliminary Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v3.0 March 22, 2006 DS312-3 (v3.1) April 10, 2006 •	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S1600E FG320 DS312-1, DS312-2, DS312-3, L04P XC3S500E FGG320 XC3S100E TQ144	PDF
Untitled Abstract: No abstract text available Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 March 22, 2006 Preliminary Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v3.0 March 22, 2006 8 pages DS312-3 (v3.0) March 22, 2006	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S1600E FG320 DS312-1,	PDF
Untitled Abstract: No abstract text available Text: Spartan-3A DSP FPGA Family: Complete Data Sheet R DS610 April 2, 2007 Advance Product Specification Module 1: Introduction and Ordering Information • DS610-1 v1.0 April 2, 2007 • • • • • • • Introduction Features Architectural Overview Configuration Overview	Original	DS610 DS610-1 DS610-2 UG331: XC3SD1800A XC3SD3400A FG676 DS610-4	PDF
6H5n-1 Abstract: LFXP10C-3F256I lfxp10c3 LFXP20C-5F256C lfxp15c-4f256 LFXP10C-4F256I LFXP6C-5F256C LFXP20C-4F256C lfxp10c-3 lfxp15c-4 Text: LatticeXP Family Data Sheet Version 01.0, February 2005 LatticeXP Family Data Sheet Introduction February 2005 Advance Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2	Original	HSTL15 TN1052) TN1082) 6H5n-1 LFXP10C-3F256I lfxp10c3 LFXP20C-5F256C lfxp15c-4f256 LFXP10C-4F256I LFXP6C-5F256C LFXP20C-4F256C lfxp10c-3 lfxp15c-4	PDF
Untitled Abstract: No abstract text available Text: LatticeXP Family Data Sheet Version 01.2, May 2005 LatticeXP Family Data Sheet Introduction May 2005 Advance Data Sheet Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL – SSTL 18 Class I	Original	HSTL15 TN1052) TN1082)	PDF
PR4B Abstract: No abstract text available Text: LatticeXP Family Data Sheet Version 01.1, April 2005 LatticeXP Family Data Sheet Introduction February 2005 Advance Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2	Original	HSTL15 TN1052) TN1082) PR4B	PDF
xc3s500e fg320 Abstract: intel strataflash j3d SPARTAN 3E STARTER BOARD transistor tt 2222 pin configuration 500K variable resistor eeprom programmer schematic winbond AT45DB AT49 jtag cable Schematic XC3S500E spartan 3a Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 April 18, 2008 Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v3.7 April 18, 2008 DS312-3 (v3.7) April 18, 2008 • • • •	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S500E VQG100 DS312-4 xc3s500e fg320 intel strataflash j3d SPARTAN 3E STARTER BOARD transistor tt 2222 pin configuration 500K variable resistor eeprom programmer schematic winbond AT45DB AT49 jtag cable Schematic spartan 3a	PDF

xc3s500e fg320 Abstract: xc3s500e VQG100 XC3S500E FGG320 NUMONYX xilinx bpi intel j3d XC3S250E M25PXX xc3s1600e fg320 XC3S500E DS312-3 Text: Spartan-3E FPGA Family: Data Sheet R DS312 v3.8 August 26, 2009 Product Specification Module 1: Spartan-3E FPGA Family: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 (v3.8) August 26, 2009 • • • • • •	Original	DS312 DS312-1 DS312-3 DS312-2 XC3S500E XC3S1600E VQG100 DS312-4 xc3s500e fg320 xc3s500e VQG100 XC3S500E FGG320 NUMONYX xilinx bpi intel j3d XC3S250E M25PXX xc3s1600e fg320 DS312-3	PDF
xc3s500e vq100 Abstract: m1l43 XC3S250E TQ144 STARTER KIT BOARD XC3S500EVQ100 Xilinx Parallel Cable IV spartan-3 XC3S500E-VQ100 SPARTAN 3e 1600e XC3S250E vqg100 XC3S500E FGG320 Text: PRODUCT NOT RECOMMENDED FOR NEW DESIGNS 1 Spartan-3E FPGA Family Data Sheet DS312 October 29, 2012 Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312 4.0 October 29, 2012 DS312 (4.0) October 29, 2012	Original	DS312 DS312 xc3s500e vq100 m1l43 XC3S250E TQ144 STARTER KIT BOARD XC3S500EVQ100 Xilinx Parallel Cable IV spartan-3 XC3S500E-VQ100 SPARTAN 3e 1600e XC3S250E vqg100 XC3S500E FGG320	PDF
d 998 Abstract: LFX1200B-02F900I Text: ispXPGA Family TM July 2002 Advance Data Sheet • Eight sysCLOCK Phase Locked Loops PLLs for Clock Management Features ■ Non-volatile, Infinitely Reconfigurable • • • • • • Instant-on - Powers up in microseconds via on-chip E2CMOS based memory	Original	255MHz 320MHz 250ps 414Kb LFX1200B-05FE680C) LFX1200B-04FE680I) TN1028) TN1003) TN1000) TN1026) d 998 LFX1200B-02F900I	PDF
verilog code 16 bit LFSR Abstract: sria 0 f256c ispLEVER project Navigator verilog code 8 bit LFSR 8 bit serial/parallel multiplier vhdl coding vhdl code 8 bit LFSR U2, A011 samsung p28 7 segment latch decoder for hexa decimal numbers Text: LatticeECP/EC Family Handbook LatticeECP/EC Family Handbook Table of Contents June 2004 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1	Original	NX25P 1-800-LATTICE verilog code 16 bit LFSR sria 0 f256c ispLEVER project Navigator verilog code 8 bit LFSR 8 bit serial/parallel multiplier vhdl coding vhdl code 8 bit LFSR U2, A011 samsung p28 7 segment latch decoder for hexa decimal numbers	PDF
PAL 007C MOSFET Abstract: pal 007c INTEL b58 468 A91A mp2910 k 4114 MOSFET datasheet palce16v8 programming algorithm LDR 03 datasheet Digital chip 21554 B58 468 diagram Text: SA-IOP Evaluation Board Developer’s Manual November 1998 Order Number: 278235-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability	Original		PDF
cea g22 Abstract: cea F21 Text: LatticeECP/EC Family Data Sheet LatticeECP/EC Family Data Sheet Introduction June 2004 Advance Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 41K LUT4s • 65 to 576 I/Os • Density migration supported ■ sysDSP Block LatticeECP™ Versions	Original	SSTL18 HSTL15 36x36 18x18 DDR333 166MHz) TN1052) TN1057) TN1053) cea g22 cea F21	PDF
a4 81p Abstract: gsr 600 Text: ispXPGA Family TM March 2003 Preliminary Data Sheet • Non-volatile, Infinitely Reconfigurable ■ Eight sysCLOCK Phase Locked Loops PLLs for Clock Management • Instant-on - Powers up in microseconds via on-chip E2CMOS based memory • No external configuration memory	Original	10MHz 320MHz 250ps 414Kb Perf3F900I LFX1200C-03F900I 1200K LFX1200B-04FE900C) LFX1200B-03FE900I) a4 81p gsr 600	PDF
118p Abstract: 31n w6 resistor 85n a4 81p mux 232n Text: ispXPGA Family TM May 2003 Preliminary Data Sheet • Non-volatile, Infinitely Reconfigurable ■ Eight sysCLOCK Phase Locked Loops PLLs for Clock Management • Instant-on - Powers up in microseconds via on-chip E2CMOS based memory • No external configuration memory	Original	10MHz 320MHz 250ps 414Kb LFX1200B-04FE900C) LFX1200B-03FE900I) TN1028) TN1003) TN1000) TN1026) 118p 31n w6 resistor 85n a4 81p mux 232n	PDF
THERMAL Fuse m20 tf 115 c Abstract: mux 232n 144n 129P 244n Text: ispXPGA Family TM March 2003 Preliminary Data Sheet • Non-volatile, Infinitely Reconfigurable ■ Eight sysCLOCK Phase Locked Loops PLLs for Clock Management • Instant-on - Powers up in microseconds via on-chip E2CMOS based memory • No external configuration memory	Original	10MHz 320MHz 250ps 414Kb 1200K LFX1200C-03F900I LFX1200B-04FE900C) LFX1200B-03FE900I) TN1028) THERMAL Fuse m20 tf 115 c mux 232n 144n 129P 244n	PDF
Untitled Abstract: No abstract text available Text: HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM PRELIMINARY IDT7008S/L Integrated Device Technology, Inc. FEATURES: • • • • • more using the Master/Slave select when cascading more than one device M/S = V ih for BUSY output flag on Master, M /S = V n for BUSY input on Slave	OCR Scan	IDT7008S/L 84-pin 100-pin MIL-STD-883, 100-pin G84-1)	PDF

Privacy Settings

CEA G22 Search Results

CEA G22 Datasheets Context Search

xc3s500e fg320

xc3s500e fg320

xc3s1200e fg320

XC3S100E TQG144

ug230

L14P3

TQG144

L04P

Untitled

Untitled

6H5n-1

Untitled

PR4B

xc3s500e fg320

xc3s500e fg320

xc3s500e vq100

d 998

verilog code 16 bit LFSR

PAL 007C MOSFET

cea g22

a4 81p

118p

THERMAL Fuse m20 tf 115 c

Untitled