TERMOPAR TIPO T
Abstract: CAPTEUR PT100 circuito integrado 555 TERMOPAR tipo E led vermelho transformador PT100 temperature sensor data sheet of temperature 70105 EST 7502 C est 7502
Text: CI/TTR200-X1 Inbetriebnahmeanleitung Temperatur-Messumformer für Schienenmontage TTR200 Commissioning Instruction Rail Mounted Temperature Transmitter TTR200 Note de mise en exploitation Transmetteur de température montage sur rail TTR200 Instrucciónes de Puesta en Marcha
|
Original
|
CI/TTR200-X1
TTR200
DIN-monterad/TTR200-X1
TERMOPAR TIPO T
CAPTEUR PT100
circuito integrado 555
TERMOPAR tipo E
led vermelho
transformador
PT100 temperature sensor data sheet of temperature
70105
EST 7502 C
est 7502
|
PDF
|
CI 555 data
Abstract: ATT3000 ci 555 ci 7495 XILINX XC3000 ATT3020
Text: Product Brief December 1996 ATT3000 Series Field-Programmable Gate Arrays Features • High performance: — Up to 270 MHz toggle rates — 4-input LUT delays <3 ns ■ Flexible array architecture: — 2000 to 9000 gate logic complexity — Extensive register and I/O capabilities
|
Original
|
ATT3000
PN97-010FPGA
PN95-052FPGA)
CI 555 data
ci 555
ci 7495
XILINX XC3000
ATT3020
|
PDF
|
ci 555
Abstract: ci 7495 54573 OR2C10A CI 576 OR2C40A S240 "Single-Port RAM"
Text: Product Brief April 1999 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology
|
Original
|
16-bit
32-bit
PN99-072FPGA
PN98-018FPGA)
ci 555
ci 7495
54573
OR2C10A
CI 576
OR2C40A
S240
"Single-Port RAM"
|
PDF
|
ba 5412
Abstract: BR08 bc600 br06 600Pin BR03 OR3T125 OR3T20 OR3T30 BR-07
Text: Product Brief April 1999 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, 0.35 µm and 0.3 µm 4-level metal technology 4- or 5-input look-up table delay of 1.1 ns with -7 speed grade in 0.3 µm .
|
Original
|
PN99-058FPGA
PN98-012FPGA)
ba 5412
BR08
bc600
br06
600Pin
BR03
OR3T125
OR3T20
OR3T30
BR-07
|
PDF
|
grid tie inverters circuit diagrams
Abstract: ATT3000 ATT3020 ATT3030 ATT3042 ATT3064 ATT3090 XC3000 XC3100 Lucent LW
Text: Data Sheet February 1997 ATT3000 Series Field-Programmable Gate Arrays Features Description • High performance: — Up to 270 MHz toggle rates — 4-input LUT delays <2.7 ns ■ User-programmable gate arrays — Unlimited reprogrammability — Easy design iteration through in-system
|
Original
|
ATT3000
highden148
DS97-048FPGA
DS94-177FPGA)
grid tie inverters circuit diagrams
ATT3020
ATT3030
ATT3042
ATT3064
ATT3090
XC3000
XC3100
Lucent LW
|
PDF
|
ci 7495
Abstract: ci 26ls32 Lucent receiver ttl 7495 26LS32
Text: Product Brief October 1998 Quad Differential Receivers BRF1A, BRF2A, BRR1A, BRS2A, and BRT1A Features • Pin equivalent to the general-trade 26LS32 device, with improved speed, reduced power consumption, and significantly lower levels of EMI ■ High input impedance ≅ 8 kΩ
|
Original
|
26LS32
PN99-004HSI
PN98-186HSI)
ci 7495
ci 26ls32
Lucent receiver
ttl 7495
|
PDF
|
LUCENT 277
Abstract: ci 7495 intel FPGA CI LM 555
Text: Product Brief November 1999 ORCA OR3LxxxB Series Field-Programmable Gate Arrays Features • Abundant hierarchical routing resources based on routing two data nibbles and two control lines per set provide for faster place and route implementations and less routing delay.
|
Original
|
PN00-012FPGA
PN99-053FPGA)
LUCENT 277
ci 7495
intel FPGA
CI LM 555
|
PDF
|
FD1S3DX
Abstract: ipad ipad data sheet RAM32X8 scuba orca ap9606
Text: Application Note August 1998 Implementing Single-Clock First-In, First-Out FIFO Buffers in ORCA 2C/TxxA FPGAs Overview Functional Description This application note provides specific details regarding the implementation of first-in, first-out (FIFO) memory blocks using elements from the Lucent
|
Original
|
32-bit
AP97-014FPGA
AP96-063FPGA)
FD1S3DX
ipad
ipad data sheet
RAM32X8
scuba
orca
ap9606
|
PDF
|
ci 7495
Abstract: 7495 shift register hybrid charge L7554 T7570
Text: Data Sheet October 1996 T7570 Programmable PCM Codec with Hybrid-Balance Filter Features • Programmable internal hybrid-balance network ■ Programmable transmit gain — 19.4 dB range, 0.1 dB step size ■ Programmable receive gain — 19.4 dB range, 0.1 dB step size
|
Original
|
T7570
DS96-223ALC
DS92-224TCOM
AY93-026TCOM)
ci 7495
7495 shift register
hybrid charge
L7554
|
PDF
|
L7554
Abstract: T7570
Text: Data Sheet October 1996 T7570 Programmable PCM Codec with Hybrid-Balance Filter Features • Programmable internal hybrid-balance network ■ Programmable transmit gain — 19.4 dB range, 0.1 dB step size ■ Programmable receive gain — 19.4 dB range, 0.1 dB step size
|
Original
|
T7570
DS96-223ALC
DS92-224TCOM
AY93-026TCOM)
L7554
|
PDF
|
ci 7495
Abstract: Lucent receiver ttl 7495 26LS31
Text: Product Brief October 1998 Quad Differential Drivers BDG1A, BDP1A, BDGLA, BPNGA, BPNPA, and BPPGA Features • Pin-equivalent to the general-trade 26LS31 device, with improved speed, reduced power consumption, and significantly lower levels of EMI ■ Four line drivers per package
|
Original
|
26LS31
PN99-003HSI
PN98-185HSI)
ci 7495
Lucent receiver
ttl 7495
|
PDF
|
types of multipliers
Abstract: OP-AR MICRO CK 728 4bit multipliers
Text: Application Note February 1997 Implementing and Optimizing Multipliers in ORCA FPGAs Introduction The Digital Multiplication Algorithm Multiplication is at the heart of the majority of digital signal processing DSP algorithms. Currently, digital multiplier functions are primarily the domain of DSP
|
Original
|
AP97-008FPGA
AP94-035FPGA)
types of multipliers
OP-AR MICRO
CK 728
4bit multipliers
|
PDF
|
26LS32
Abstract: BRF1A16E BRF1A16E-TR BRF1A16G BRF1A16G-TR BRF1A16NB IN4148 agere brf1a16g
Text: Data Sheet April 2001 Quad Differential Receivers BRF1A, BRF2A, BRS2B, BRR1A, and BRT1A Features • Pin equivalent to the general-trade 26LS32 device, with improved speed, reduced power consumption, and significantly lower levels of EMI ■ High input impedance approximately 8 kΩ
|
Original
|
26LS32
DS01-069ANET-1
DS01-069ANET)
BRF1A16E
BRF1A16E-TR
BRF1A16G
BRF1A16G-TR
BRF1A16NB
IN4148
agere brf1a16g
|
PDF
|
BRS2A16P
Abstract: BRF2A16NB-TR BRS2A16G
Text: Data Sheet March 1999 Quad Differential Receivers BRF1A, BRF2A, BRR1A, BRS2A, and BRT1A Features • Pin equivalent to the general-trade 26LS32 device, with improved speed, reduced power consumption, and significantly lower levels of EMI ■ High input impedance ≅ 8 kΩ
|
Original
|
26LS32
DS99-196HSI
DS99-008HSI)
BRS2A16P
BRF2A16NB-TR
BRS2A16G
|
PDF
|
|
ci 7495
Abstract: PN99-153FPGA OR3LP26B PS240
Text: Preliminary Product Brief September 1999 ORCA OR3LP26B Field-Programmable System Chip FPSC Embedded Master/Target PCI Bus Interface Introduction Lucent Technologies Microelectronics Group has developed a solution for designers who need the many advantages of an FPGA-based design implementation, coupled with the high bandwidth of an
|
Original
|
OR3LP26B
64-bit
sol49)
PN99-153FPGA
PN99-047FPGA)
ci 7495
PN99-153FPGA
PS240
|
PDF
|
RR1A
Abstract: RF2A BRF1A16NB IN4148 26LS32 BRF1A16E BRF1A16E-TR BRF1A16G BRF1A16G-TR ci 1041
Text: Data Sheet January 2001 Quad Differential Receivers RF1A, RF2A, RS2B, RR1A, and RT1A Features • Pin equivalent to the general-trade 26LS32 device, with improved speed, reduced power consumption, and significantly lower levels of EMI ■ High input impedance approximately 8 kΩ
|
Original
|
26LS32
PB01-016APCA
RR1A
RF2A
BRF1A16NB
IN4148
BRF1A16E
BRF1A16E-TR
BRF1A16G
BRF1A16G-TR
ci 1041
|
PDF
|
tag 8833
Abstract: T8100 T8100A T8102 T8105
Text: Application Note February 1999 Programming the Ambassador TM T8100, T8100A, T8102, and T8105 Registers Introduction Memory This application note explains in detail how to program the Ambassador family of time-slot interchangers. The programming is straightforward once the
|
Original
|
T8100,
T8100A,
T8102,
T8105
progra1189
AP99-021NTNB
tag 8833
T8100
T8100A
T8102
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Product Brief February 1999 ORCA OR3TP12 Field-Programmable System Chip FPSC Embedded Master/Target PCI Bus Interface Introduction The Lucent Technologies Microelectronics Group has developed a solution for designers who need the many advantages of an FPGA-based design implementation, coupled with the high bandwidth of an
|
Original
|
OR3TP12
32-bit
32-bit
PN99-047FPGA
PN98-054FPGA)
|
PDF
|
d1584
Abstract: D61-250 d1383 D8253 d6253 cd 6283 ic wiring diagram D1583 D2254 d1384 d1084
Text: ST Sitronix ST7530 65K Color Dot Matrix LCD Controller/Driver 1. INTRODUCTION The ST7530 is a driver & controller LSI for 65K color graphic dot-matrix liquid crystal display systems. It generates 256 Segment and 160 Common driver circuits. This chip is connected directly to a microprocessor, accepts Serial Peripheral
|
Original
|
ST7530
ST7530
8-bit/16-bit
d1584
D61-250
d1383
D8253
d6253
cd 6283 ic wiring diagram
D1583
D2254
d1384
d1084
|
PDF
|
Untitled
Abstract: No abstract text available
Text: »OM 2 i 1991 CI Advanced Micro Devices Am8030/Am8530 H Serial Communications Controller DISTINCTIVE CHARACTERISTICS • a ■ a Two 0 to 2 Mb/s full duplex serial channels Programmable synchronous modes — Each channel has independent oscillator, baud-rate generator, and PLL for clock
|
OCR Scan
|
Am8030/Am8530
CRC-16
Am8530
|
PDF
|
Untitled
Abstract: No abstract text available
Text: m Ì C t O e I e C t T O 11 Ì C S g r o u p Adv a nc e Data Sheet S e p t e m b e r 1997 Lucent Technologies Bell Labs Innovations L8575 Dual-Resistive, L ow -C ost S u b s c r i b e r Li ne I nt e r f ac e Ci r cui t SLI C Features Description • Two channels in a single package
|
OCR Scan
|
L8575
DS97-140ALC
DS96-099LCAS)
|
PDF
|
AM85C30
Abstract: No abstract text available
Text: FINAL a Advanced Micro Devices Am85C30 Enhanced Serial Communications Controller DISTINCTIVE CHARACTERISTICS — Programmable CRC generators and checkers • Fastest data rate of any Am8530 — SDLC/HDLC support includes frame control, zero insertion and deletion, abort, and residue
|
OCR Scan
|
Am85C30
Am8530
14-bit
8530s
1021SF
CP-10M-7/B3-0
7/2/Z93
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S E D 1 7 5 5 D oa SED1755D oa CMOS LCD COMMON DRIVER • DESCRIPTION The SED 17 5 5 is an LCD common row driver designed for extremely high-capacity dot matrix liquid crystal panels. It incorporates 24 0 high-voltage, low-impedance common drivers in a 2 x 120 format, enabling high
|
OCR Scan
|
SED1755D
|
PDF
|
BT453
Abstract: No abstract text available
Text: Preliminary Am81 C453 Advanced Micro Devices CMOS Color Palette DISTINCTIVE CHARACTERISTICS • Plug-In Replacement for Bt453 ■ Triple 8-bit DACs ■ Macintosh II Compatible ■ RS343A/RS-170A Compatible RGB Outputs ■ Available In 40 and 66 MHz versions
|
OCR Scan
|
Bt453
RS343A/RS-170A
44-Pln
Am81C453
Am81C4
M-2/90-0
BT453
|
PDF
|