CLK-3500
Abstract: No abstract text available
Text: TRIPLE-BALANCED MIXER CONNECTORIZED MODEL: CLK-3500 WIDE BANDWIDTH 10 - 3500 MHz FEATURES: ► High Performance ► High Interport Isolation ► Broad Bandwidth IF ► Good IF Matching ► Flat Conversion Loss Response LO=+10 dBm, RF=-10 dBm, IF=RF-LO 10 Conversion Loss dB
|
Original
|
CLK-3500
CLK-3500
|
PDF
|
HDB3 matlab
Abstract: 1104MH Hp TX2 STLC60134S STLC60135 TQFP64 LNA IN DE2 11MHz CRYSTAL OSCILLATOR D98TL nu06
Text: STLC60134S TOSCA INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT FULLY INTEGRATED AFE FOR ADSL OVERALL 12 BIT RESOLUTION, 1.1MHz SIGNAL BANDWIDTH 8.8MS/s ADC 8.8MS/s DAC THD: -60dB @FULL SCALE 4-BIT DIGITAL INTERFACE TO/FROM THE DMT MODEM 1V FULL SCALE INPUT
|
Original
|
STLC60134S
-60dB
STLC60134S
STLC60135
TQFP64
HDB3 matlab
1104MH
Hp TX2
STLC60135
TQFP64
LNA IN DE2
11MHz CRYSTAL OSCILLATOR
D98TL
nu06
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AMD Geode CS5536 Companion Device Data Book May 2007 Publication ID: 33238G AMD Geode™ CS5536 Companion Device Data Book 2007 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro
|
Original
|
CS5536
33238G
CS5536
|
PDF
|
ST70235
Abstract: ST70134 ST70134A ST70135 ST70135A TQFP64 circuit diagram adsl modem board oscillator HC1
Text: ST70134 - ST70134A ASCOTTM INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT • FULLY INTEGRATED AFE FOR CPE ADSL ■ OVERALL 12 BIT RESOLUTION, 1.1MHz SIGNAL BANDWIDTH IN Rx ■ 8.8MS/s ADC ■ 8.8MS/s DAC ■ THD: -60dB @FULL SCALE ■ 4-BIT DIGITAL INTERFACE TO/FROM THE
|
Original
|
ST70134
ST70134A
-60dB
TQFP64
ST70134
TQFP64)
ST70135A
ST70235
ST70134A
ST70135
TQFP64
circuit diagram adsl modem board
oscillator HC1
|
PDF
|
RCA527
Abstract: mthole1 SEL315 rca323 TP121 RCA628 OCX1601 FM020806A RCA426 36B-6
Text: OCX1601 Starter Kit User’s Guide Revision 1.0 February 2003 Revision History Revision 1.0, February 10th, 2003—Initial Release Copyright 2003 Fairchild Semiconductor Corporation Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are
|
Original
|
OCX1601
2003--Initial
TP111
TP112
TP107
TP113
TP124
TP123
TP114
TP115
RCA527
mthole1
SEL315
rca323
TP121
RCA628
FM020806A
RCA426
36B-6
|
PDF
|
CLK-3500
Abstract: No abstract text available
Text: TRIPLE-BALANCED MIXER CONNECTORIZED MODEL: CLK-3500 WIDE BANDWIDTH 10 - 3500 MHz FEATURES: ► High Performance ► High Interport Isolation ► Broad Bandwidth IF ► Good IF Matching ► Flat Conversion Loss Response LO=+10 dBm, RF=-10 dBm, IF=RF-LO 10 Applications:
|
Original
|
CLK-3500
CLK-3500
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Product/Technical Bulletin Issue Date A419 August 13, 2014 A419 Series Electronic Temperature Controls with Display and NEMA 1 or NEMA 4X Watertight Enclosures The A419 series controls are single-stage, electronic temperature controls with a Single-Pole, Double-Throw
|
Original
|
E27734;
|
PDF
|
CLK-3500
Abstract: No abstract text available
Text: - PROPRIETARY INFORMATION - TRIPLE-BALANCED MIXER CONNECTORIZED MODEL: CLK-3500 WIDE BANDWIDTH 10 - 3500 MHz FEATURES: ► High Performance ► High Interport Isolation ► Broad Bandwidth IF ► Good IF Matching ► Flat Conversion Loss Response LO=+10 dBm, RF=-10 dBm, IF=RF-LO
|
Original
|
CLK-3500
CLK-3500
|
PDF
|
OA41
Abstract: LO34 on222 transistor VGFX20K lo4b OA43 OAI221 VGFX100K VGFX40K 4 BIT ADDER
Text: VITESSE FX Family Data Sheet High Performance FX Family Gate Arrays Features • 20,000-350,000 Raw Gates, Channelless Array Architecture • Sea-of-Gates Architecture and Four Layer Metal for High Density • Array Performance - Typical gate delay: 97 ps @ 0.19 mW
|
Original
|
MIL-STD-883
G51017-0,
OA41
LO34
on222 transistor
VGFX20K
lo4b
OA43
OAI221
VGFX100K
VGFX40K
4 BIT ADDER
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AK8135S Preliminary Low Power Multiclock Generator with VCFS AK8135S Features Description AK8135S is a member of AKM’s low power multi clock generator family designed for Recorders, DTVs or STBs, requiring a range of system clocks with high performance. AK8135S generates
|
Original
|
AK8135S
000MHz
000MHz-Reference
120ppm
135ppm
48-pin
AK8135S
Apr-11
draft-E-00
|
PDF
|
138KHZ
Abstract: 345KHZ HDB3 matlab Hp TX2 STLC60134S STLC60135 TQFP64 1104MH Filter Noise matlab Varicap
Text: STLC60134S TOSCA INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT FULLY INTEGRATED AFE FOR ADSL OVERALL 12 BIT RESOLUTION, 1.1MHz SIGNAL BANDWIDTH 8.8MS/s ADC 8.8MS/s DAC THD: -60dB @FULL SCALE 4-BIT DIGITAL INTERFACE TO/FROM THE DMT MODEM 1V FULL SCALE INPUT
|
Original
|
STLC60134S
-60dB
STLC60134S
STLC60135
TQFP64
138KHZ
345KHZ
HDB3 matlab
Hp TX2
STLC60135
TQFP64
1104MH
Filter Noise matlab
Varicap
|
PDF
|
FT256
Abstract: UG331 XAPP485 XAPP486 XC3S100E spartan-3e vhdl code for DCM Spartan 3E VHDL code spartan ucf file 6
Text: Application Note: Spartan-3E FPGA Family R 7:1 Serialization in Spartan-3E FPGAs at Speeds Up to 666 Mbps XAPP486 v1.0 March 9, 2007 Summary Spartan -3E devices are used in a wide variety of applications requiring 7:1 serialization at speeds up to 666 Mbps. This application note targets Spartan-3E devices in applications that
|
Original
|
XAPP486
XAPP485,
FT256
UG331
XAPP485
XAPP486
XC3S100E
spartan-3e
vhdl code for DCM
Spartan 3E VHDL code
spartan ucf file 6
|
PDF
|
ATU-C ATU-R
Abstract: 640K-Bit HDB3 matlab D98TL357 D98TL356
Text: STLC60134S TOSCA INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT PRODUCT PREVIEW FULLY INTEGRATED AFE FOR ADSL OVERALL 12 BIT RESOLUTION, 1.1MHz SIGNAL BANDWIDTH 8.8MS/s ADC 8.8MS/s DAC THD: -60dB @FULL SCALE 4-BIT DIGITAL INTERFACE TO/FROM THE DMT MODEM
|
Original
|
STLC60134S
-60dB
STLC60134S
STLC60135
TQFP64
ATU-C ATU-R
640K-Bit
HDB3 matlab
D98TL357
D98TL356
|
PDF
|
ST70235
Abstract: ST70134 ST70134A ST70135 ST70135A TQFP64
Text: ST70134 - ST70134A ASCOTTM INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT • FULLY INTEGRATED AFE FOR CPE ADSL ■ OVERALL 12 BIT RESOLUTION, 1.1MHz SIGNAL BANDWIDTH IN Rx ■ 8.8MS/s ADC ■ 8.8MS/s DAC ■ THD: -60dB @FULL SCALE TQFP64 ORDERING NUMBER: ST70134 TQFP64
|
Original
|
ST70134
ST70134A
-60dB
TQFP64
ST70134
TQFP64)
ST70135A
ST70235
ST70134A
ST70135
TQFP64
|
PDF
|
|
|
spartan ucf file 6
Abstract: UG331 Spartan 3E VHDL code oddr2 XAPP486 vhdl spartan 3a spartan-3e SPARTAN-3A XAPP485 XC3S100E
Text: Application Note: Spartan-3E/3A FPGAs R 7:1 Serialization in Spartan-3E/3A FPGAs at Speeds Up to 666 Mbps XAPP486 v1.1 June 21, 2010 Summary Spartan -3E and Extended Spartan-3A devices are used in a wide variety of applications requiring 7:1 serialization at speeds up to 666 Mbps. This application note targets
|
Original
|
XAPP486
XAPP485,
spartan ucf file 6
UG331
Spartan 3E VHDL code
oddr2
XAPP486
vhdl spartan 3a
spartan-3e
SPARTAN-3A
XAPP485
XC3S100E
|
PDF
|
104 k5k capacitor
Abstract: motorola HEP 801 motorola HEP cross reference sony KHS - 313 Micropower Buffered Variable Voltage DS2251-64-12 motorola HEP 320 cross reference 80c154 intel k5k 104 capacitor 104 capacitor k5k
Text: TABLE OF CONTENTS SOFT MICROCONTROLLER USER’S GUIDE Section 1 Introduction . 1 Section 2 Selection G u id e . 4
|
OCR Scan
|
|
PDF
|
BA1355
Abstract: DS2251-64-12 dallas 32k timekeeping nvram
Text: DALLAS SEMICONDUCTOR DS2251 T 128K Soft Microcontroller PACKAGE OUTLINE FEATURES • 8051 compatible uC adapts to its task - 32, 64, or 128K bytes of nonvolatile SRAM for program and/or data storage In-system programming via on-chip serial port Capable of modifying its own program or data
|
OCR Scan
|
CRC-16
DS2251
BA1355
DS2251-64-12
dallas 32k timekeeping nvram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DS5002FP DALLAS SEMICONDUCTOR DS5002FP Secure Micro FEATURES PIN ASSIGNMENT • 8051 compatible uC for secure/sensitive applications - 8 8 < < j u5ir> <3r- Access 32, 64, or 128K bytes of nonvolatile SRAM for program and/or data storage - In-system programming via on-chip serial port
|
OCR Scan
|
DS5002FP
BA13l=
64-bit
DS5002FP
|
PDF
|
on222 transistor
Abstract: No abstract text available
Text: SEMICONDUCTOR CORPORATION Data Sheet High Performance FX Family Gate Arrays FX Family Features • 20,000-350,000 Raw Gates, Channelless Array Architecture • Sea-of-Gates Architecture and Four Layer Metal for High Density • Array Performance - Typical gate delay: 97 ps @ 0.19 mW
|
OCR Scan
|
MIL-STD-883
G51017-0,
on222 transistor
|
PDF
|