LQFP-32
Abstract: MC100ES6226 MC100ES6226AC MC100ES6226ACR2 MC100ES6226FA MC100ES6226FAR2
Text: MC100ES6226 2.5V/3.3V DIFFERENTIAL LVPECL 1:9 CLOCK DISTRIBUTION BUFFER AND CLOCK DRIVER The MC100ES6226 is a bipolar monolithic differential clock distribution buffer and clock divider. Designed for most demanding clock distribution systems, the MC100ES6226
|
Original
|
MC100ES6226
MC100ES6226
LQFP-32
MC100ES6226AC
MC100ES6226ACR2
MC100ES6226FA
MC100ES6226FAR2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 2.5/3.3V Differential LVPECL 1:9 Clock Distribution Buffer and Clock Divider The Motorola MC100ES6226 is a bipolar monolithic differential clock distribution buffer and clock divider. Designed for most demanding clock
|
Original
|
MC100ES6226/D
MC100ES6226
MC100ES6226
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 2.5/3.3V Differential LVPECL 1:9 Clock Distribution Buffer and Clock Divider The Motorola MC100ES6226 is a bipolar monolithic differential clock distribution buffer and clock divider. Designed for most demanding clock
|
Original
|
MC100ES6226/D
MC100ES6226
MC100ES6226
|
PDF
|
transistor x1
Abstract: IDT49FCT805 49FCT805A 49FCT806 AN-82 IDT49FCT805A IDT49FCT806 IDT74FCT244A
Text: CLOCK DISTRIBUTION SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK DRIVERS Integrated Device Technology, Inc. APPLICATION NOTE-82 CLOCK DISTRIBUTION SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK DRIVERS APPLICATION NOTE AN-82 By Michel Conrad INTRODUCTION WHAT IS CLOCK SKEW ?
|
Original
|
NOTE-82
AN-82
50Mhz,
AN-49"
transistor x1
IDT49FCT805
49FCT805A
49FCT806
AN-82
IDT49FCT805A
IDT49FCT806
IDT74FCT244A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NB100LVEP224 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable http://onsemi.com Description The NB100LVEP224 is a low skew 1-to-24 differential clock driver, designed with clock distribution in mind, accepting two clock
|
Original
|
NB100LVEP224
NB100LVEP224
1-to-24
NB100LVEP224/D
|
PDF
|
405C
Abstract: LVEP224 NB100LVEP224 Socket IC 80 pin LQFP
Text: NB100LVEP224 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable http://onsemi.com Description The NB100LVEP224 is a low skew 1−to−24 differential clock driver, designed with clock distribution in mind, accepting two clock
|
Original
|
NB100LVEP224
NB100LVEP224
1-to-24
NB100LVEP224/D
405C
LVEP224
Socket IC 80 pin LQFP
|
PDF
|
LQFP-64 thermal pad
Abstract: No abstract text available
Text: NB100LVEP224 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable http://onsemi.com Description The NB100LVEP224 is a low skew 1−to−24 differential clock driver, designed with clock distribution in mind, accepting two clock
|
Original
|
NB100LVEP224
1-to-24
NB100LVEP224/D
LQFP-64 thermal pad
|
PDF
|
LQFP-64 datasheet
Abstract: LQFP-64 LVEP224 NB100LVEP224
Text: NB100LVEP224 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable http://onsemi.com Description The NB100LVEP224 is a low skew 1-to-24 differential clock driver, designed with clock distribution in mind, accepting two clock
|
Original
|
NB100LVEP224
NB100LVEP224
1-to-24
NB100LVEP224/D
LQFP-64 datasheet
LQFP-64
LVEP224
|
PDF
|
405C
Abstract: LVEP224 NB100LVEP224 LQFP-64 thermal pad
Text: NB100LVEP224 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable http://onsemi.com Description The NB100LVEP224 is a low skew 1−to−24 differential clock driver, designed with clock distribution in mind, accepting two clock
|
Original
|
NB100LVEP224
NB100LVEP224
1-to-24
NB100LVEP224/D
405C
LVEP224
LQFP-64 thermal pad
|
PDF
|
NB100EP223
Abstract: NB100EP223FA NB100EP223FAG JEDEC tray standard LQFP64
Text: NB100EP223 3.3V 1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output Enable http://onsemi.com Description The NB100EP223 is a low skew 1−to−22 differential clock driver, designed with clock distribution in mind, accepting two clock sources
|
Original
|
NB100EP223
NB100EP223
1-to-22
NB100EP223/D
NB100EP223FA
NB100EP223FAG
JEDEC tray standard LQFP64
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NB100LVEP224 2.5V/3.3V 2:1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable http://onsemi.com Description The NB100LVEP224 is a low skew 2:1:24 differential clock driver, designed with clock distribution in mind, accepting two clock sources
|
Original
|
NB100LVEP224
NB100LVEP224
NB100LVEP224/D
|
PDF
|
lqfp-32 footprint layout
Abstract: LQFP-32 footprint EP809 MC100EP809 MC100 QFN32 QFN-32 SY89809L 8MC100 MC100EP809FAG
Text: MC100EP809 3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable http://onsemi.com Description The MC100EP809 is a low skew 1- to- 9 differential clock driver, designed with clock distribution in mind, accepting two clock sources into
|
Original
|
MC100EP809
MC100EP809
MC100EP809/D
lqfp-32 footprint layout
LQFP-32 footprint
EP809
MC100
QFN32
QFN-32
SY89809L
8MC100
MC100EP809FAG
|
PDF
|
ENE3127B
Abstract: NDK America STCD1040RDM6F STCD1020 STCD1020RDG6E STCD1030 STCD1040 TDFN12 TDFN-10 iact
Text: STCD1020, STCD1030, STCD1040 Multichannel clock distribution circuit Features • 2, 3 or 4 outputs buffered clock distribution ■ Single-ended sine wave or square wave clock input and output ■ Individual clock enable for each output ■ Lower fan-out on clock source
|
Original
|
STCD1020,
STCD1030,
STCD1040
STCD1020
STCD1030
10-lead
STCD1040
12-lead
ENE3127B
NDK America
STCD1040RDM6F
STCD1020RDG6E
TDFN12
TDFN-10
iact
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NB100EP223 3.3V 1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output Enable http://onsemi.com Description The NB100EP223 is a low skew 1−to−22 differential clock driver, designed with clock distribution in mind, accepting two clock sources
|
Original
|
NB100EP223
NB100EP223
NB100EP223/D
|
PDF
|
|
EP809
Abstract: MC100EP809 MC100EP809FA MC100EP809FAG MC100 SY89809L MC100EP809FAR2 MC100EP809FAR2G
Text: MC100EP809 3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable http://onsemi.com Description The MC100EP809 is a low skew 1−to−9 differential clock driver, designed with clock distribution in mind, accepting two clock sources into
|
Original
|
MC100EP809
MC100EP809
MC100EP809/D
EP809
MC100EP809FA
MC100EP809FAG
MC100
SY89809L
MC100EP809FAR2
MC100EP809FAR2G
|
PDF
|
LVEP221
Abstract: NB100LVEP221 NB100LVEP221FA NB100LVEP221FAR2
Text: NB100LVEP221 2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver The NB100LVEP221 is a low skew 1-to-20 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The two clock inputs are differential
|
Original
|
NB100LVEP221
NB100LVEP221
1-to-20
LVEP221
r14525
NB100LVEP221/D
NB100LVEP221FA
NB100LVEP221FAR2
|
PDF
|
purpose of 2.2 kilo ohm resistor
Abstract: RESISTOR 10 KILO OHM
Text: CY29942 1:18 Clock Distribution Buffer 1:18 Clock Distribution Buffer Features Functional Description • Operational range: Up to 200 MHz ■ LVCMOS/LVTTL clock input ■ LVCMOS-/LVTTL-compatible logic input ■ 18 clock outputs: Drive up to 36 clock lines
|
Original
|
CY29942
CY29942
purpose of 2.2 kilo ohm resistor
RESISTOR 10 KILO OHM
|
PDF
|
ene31
Abstract: No abstract text available
Text: STCD1020, STCD1030, STCD1040 Multichannel clock distribution circuit Features • 2, 3 or 4 outputs buffered clock distribution ■ Single-ended sine wave or square wave clock input and output ■ Individual clock enable for each output ■ Lower fan-out on clock source
|
Original
|
STCD1020,
STCD1030,
STCD1040
STCD1020
STCD1030
10-lead
STCD1040
12-lead
ene31
|
PDF
|
NB100EP223
Abstract: NB100EP223FA NB100EP223FAG JEDEC tray standard LQFP64
Text: NB100EP223 3.3V 1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output Enable http://onsemi.com Description The NB100EP223 is a low skew 1−to−22 differential clock driver, designed with clock distribution in mind, accepting two clock sources
|
Original
|
NB100EP223
NB100EP223
1-to-22
NB100EP223/D
NB100EP223FA
NB100EP223FAG
JEDEC tray standard LQFP64
|
PDF
|
lqfp-32 footprint layout
Abstract: QFN-32 footprint QFN-32 LQFP Package tray EP809 MC100EP809 780 AC FA 600 qfn32 tray MC100
Text: MC100EP809 3.3V 1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable http://onsemi.com Description The MC100EP809 is a low skew 1−to−9 differential clock driver, designed with clock distribution in mind, accepting two clock sources
|
Original
|
MC100EP809
MC100EP809
MC100EP809/D
lqfp-32 footprint layout
QFN-32 footprint
QFN-32
LQFP Package tray
EP809
780 AC
FA 600
qfn32 tray
MC100
|
PDF
|
EP809
Abstract: MC100EP809 MC100EP809FA MC100EP809FAR2 100ep809 MC100 SY89809L
Text: MC100EP809 Product Preview 3.3VĄ1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable The MC100EP809 is a low skew 1–to–9 differential clock driver, designed with clock distribution in mind, accepting two clock sources into
|
Original
|
MC100EP809
MC100EP809
r14525
MC100EP809/D
EP809
MC100EP809FA
MC100EP809FAR2
100ep809
MC100
SY89809L
|
PDF
|
SN74ABT337
Abstract: d358 D3589
Text: SN74ABT337 CLOCK DRIVER WITH 3-STATE OUTPUTS _ 03589, MAY 1990 * Low Output Skew, Low Pulse Skew for Clock Distribution and Clock Generation Applications * Four Outputs Toggle at the Clock Frequency, Four Outputs Switch at One-Half the Clock Frequency
|
OCR Scan
|
SN74ABT337
300-mil
SN74ABT337
d358
D3589
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC2582 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS SCAS379 - FEBRUARY 1993 - REVISED MARCH 1994 Low Output Skew for Clock-Distribution and Clock-Generation Applications Operates at 3.3-V V cc Distributes Differential LVPECL Clock
|
OCR Scan
|
CDC2582
SCAS379
PLH22
PLH23
PLH24
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CPC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS334- DECEMBER 1992- REVISED MARCH 1994 Low Output Skew for Clock-Distribution and Clock-Generatlon Applications TTL-Compatibie Inputs and Outputs Distributes One Clock Input to Six Clock
|
OCR Scan
|
CPC391
SCAS334-
-48-mA
48-mA
|
PDF
|