L29C818PC15
Abstract: L29C818PC25 L29C818DMB24 L29C818DMB30 L29C818KMB24 L29C818KMB30
Text: L29C818 L29C818 DEVICES INCORPORATED 8-bit Serial Scan Shadow Register 8-bit Serial Scan Shadow Register DEVICES INCORPORATED FEATURES DESCRIPTION ❑ Octal Register with Additional 8-bit Shiftable Shadow Register ❑ Serial Load/Verify of Writable Control Store RAM
|
Original
|
PDF
|
L29C818
Am29818
MIL-STD-883,
24-pin
28-pin
L29C818
28-pin
L29C818PC15
L29C818PC25
L29C818DMB24
L29C818DMB30
L29C818KMB24
L29C818KMB30
|
ECO1-ECO38
Abstract: No abstract text available
Text: VIS VG5612816AU VG5614418AU 128Mb/144Mb Direct Rambus Dynamic RAM Preliminary Control Register Packets T4 T20 1 Table 13 summarizes the formats of the four packet types for control register transactions. Table 14 summarizes the fields that are used within the packets.
|
Original
|
PDF
|
VG5612816AU
VG5614418AU
128Mb/144Mb
1G5-0159
ECO1-ECO38
|
Untitled
Abstract: No abstract text available
Text: APPLICATION NOTE M16C/80 Group Protect Operation 1.0 Abstract The following explains the protect operation. 2.0 Introduction Operation 1 Setting “1” in the write-enable bit of system clock control registers 0 and 1 and main clock division register (PRC0) causes system clock control register 0 and 1 and main clock division register to be
|
Original
|
PDF
|
M16C/80
|
CM17
Abstract: No abstract text available
Text: APPLICATION NOTE M16C/62A Group Protect Operation 1.0 Abstract The following explains the protect operation. 2.0 Introduction Operation 1 Setting “1” in the write-enable bit of system clock control registers 0 and 1 causes system clock control register 0 and system clock control register 1 to be in write-enabled state.
|
Original
|
PDF
|
M16C/62A
CM17
|
80C51
Abstract: 83C552 AN418 CT01 TG46 TG47 programmable ignition automotive advance ignition timing
Text: Philips Semiconductors Application note Counter/timer 2 of the 83C552 microcontroller The counter timer is controlled directly through the special function register TM2CON, the timer 2 control register. This register also contains certain status flags. INTRODUCTION TO THE 83C552
|
Original
|
PDF
|
83C552
83C552
80C51
10-bit
80C51,
AN418
AN418
CT01
TG46
TG47
programmable ignition automotive advance
ignition timing
|
1S2074
Abstract: HD74LS95B HD74LS95BFPEL PRSP0014DF-B
Text: HD74LS95B 4-bit Parallel Access Shift Register REJ03D0424–0200 Rev.2.00 Feb.18.2005 The 4-bit register features parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The register has three mode operation: • Parallel broadside load
|
Original
|
PDF
|
HD74LS95B
REJ03D0424
low-900
Unit2607
1S2074
HD74LS95B
HD74LS95BFPEL
PRSP0014DF-B
|
SOP14 package
Abstract: 1S2074 HD74LS95B HD74LS95BFPEL PRSP0014DF-B
Text: HD74LS95B 4-bit Parallel Access Shift Register REJ03D0424-0400 Rev.4.00 May 10, 2006 The 4-bit register features parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The register has three mode operation: • Parallel broadside load
|
Original
|
PDF
|
HD74LS95B
REJ03D0424-0400
SOP14 package
1S2074
HD74LS95B
HD74LS95BFPEL
PRSP0014DF-B
|
Untitled
Abstract: No abstract text available
Text: HD74LS95B 4-bit Parallel Access Shift Register REJ03D0424-0400 Rev.4.00 May 10, 2006 The 4-bit register features parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The register has three mode operation: • Parallel broadside load
|
Original
|
PDF
|
HD74LS95B
REJ03D0424-0400
|
xc5vlx220ff1760-2
Abstract: DS4020
Text: Device Control Register Bus DCR v2.9 (v1.00a) DS402 April 24, 2009 Product Specification Introduction LogiCORE Facts The Xilinx 32-Bit Device Control Register Bus (DCR), a soft IP core designed for Xilinx FPGAs, provides the DCR bus structure as described in the IBM 32-Bit Device
|
Original
|
PDF
|
DS402
32-Bit
xc5vlx220ff1760-2
DS4020
|
BU4021B
Abstract: BU4021BF
Text: Standard ICs 8-bit static shift register BU4021B / BU4021BF The BU4021B and BU4021BF are 8-bit static shift registers consisting of 8 register cells, each of which has parallel input. Control of the parallel / serial control input P / S enables serial input / serial output with clock synchronization,
|
Original
|
PDF
|
BU4021B
BU4021BF
BU4021BF
|
am29818
Abstract: lk 817
Text: 8186ZU1V Am29818 SSR Diagnostics/WCS Pipeline Register DISTINCTIVE CHARACTERISTICS • • • High-speed noninverting 8-bit parallel register for any data path or pipelining application WCS Writable Control Store pipeline register - Load WCS from serial register
|
OCR Scan
|
PDF
|
Am29818
SN54/74S818
03425C
IC000030
IC000040
03425C
lk 817
|
P80CL580
Abstract: P80CL580HFT XTAL18 invertor 80C51 P83CL580 P83CL580HFT philips 3b8 26
Text: Philips Semiconductors Product specification Low voltage 8-bit microcontrollers P80CL580; P83CL580 CONTENTS 15 l2C-BUS SERIAL I/O Serial Control Register S1CON Serial Status Register (S1STA) Data Shift Register (S1 DAT) Address Register (S1 ADR) 1 FEATURES
|
OCR Scan
|
PDF
|
P80CL580;
P83CL580
P80CL580
711Gfl2b
P80CL580
P80CL580HFT
XTAL18
invertor
80C51
P83CL580
P83CL580HFT
philips 3b8 26
|
P5C5
Abstract: fsy82
Text: SHARP SM8311/SM8313/SM8314/SM8315 CONTROL REGISTER SETS Total 29 addresses are provided for these 35 registers. are controlled by the settings of the register s . This means that some addresses are shared by two or The description first lists all the control registers in
|
OCR Scan
|
PDF
|
SM8311/SM8313/SM8314/SM8315
SM831x
16-bit
P5C5
fsy82
|
PCMCIA 2.1
Abstract: No abstract text available
Text: CL-PD6729 PCI-to-PCMCIA Host Adapter rCIRRUS LOGIC 10. EXTENSION REGISTERS 10.1 Mise Control 1 Register Name: Mise Control 1 Index: 16h Bit 7 Bit 6 I Register Per: socket Register Compatibility Type: ext. Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 BitO Inpack Enable Scratchpad Bits
|
OCR Scan
|
PDF
|
CL-PD6729
CL-PD6729
PCMCIA 2.1
|
|
Untitled
Abstract: No abstract text available
Text: L29C818 Serial Scan Register Features Description □ Octal register with additional 8-bit shiftable shadow register The L29C818 is a high-speed octal register designed especially for appli cations using serial-scan diagnostics or writable control store. It is pin and
|
OCR Scan
|
PDF
|
L29C818
L29C818
Am29818
|
29c818
Abstract: IRIG B ma 8630 Am29818
Text: L29C818 Serial Scan Register Features Description □ Octal register with additional 8-bit shiftable shadow register The L29C818 is a high-speed octal register designed especially for appli cations using serial-scan diagnostics or writable control store. It is pin and
|
OCR Scan
|
PDF
|
L29C818
MIL-STD-883,
Am29818
24-pin
28-pin
L29C818
29c818
IRIG B
ma 8630
|
74s810
Abstract: No abstract text available
Text: Am29818A Pipeline Register with SSR Diagnostics Higher Speed Version of Am29818 DISTINCTIVE CHARACTERISTICS • • • High-speed noninverting 8-bit parallel register for any data path or pipelining application WCS Writable Control Store pipeline register
|
OCR Scan
|
PDF
|
Am29818A
Am29818
SN54/74S810
AS374
V8L86ZUJV
74s810
|
29c818
Abstract: AN29C
Text: Am29C818A Advanced Micro Devices CMOS Pipeline Register with SSR Diagnostics DISTINCTIVE CHARACTERISTICS • ■ High-speed noninvertirg 8-bit parallel register for any data path o r pipelining application ■ WCS W ritable Control store pipeline register
|
OCR Scan
|
PDF
|
Am29C818A
SII74ACT818
29c818
AN29C
|
SSR 80 DA
Abstract: am di he ne
Text: Am29818A Pipeline Register wi h SSR Diagnostics Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • High-speed noninvertln£ 8-bit parallel register for any data path or pipelining application ■ WCS W ritable Control S tore pipeline register ■
|
OCR Scan
|
PDF
|
Am29818A
74S818
AS374
9818A
SSR 80 DA
am di he ne
|
Untitled
Abstract: No abstract text available
Text: CHAPTER 3 FUNCTIONS This chapter describes the functions of SPC internal registers, memory, and buffers. 3.1 INTERNAL REGISTERS 3.2 BASIC CONTROL REGISTER 3.3 INITIAL SETTING REGISTER WINDOW 3.4 MCS BUFFER WINDOW 3.5 USER PROGRAM MEMORY WINDOW 3.6 SCAM REGISTER WINDOW
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: L29C818 8-bit Serial Scan Shadow Register FEATURES □ Octal Register with Additional 8-bit Shiftable Shadow Register □ Serial Load/Verify of Writable Control Store RAM □ Serial Stimulus / Observation of Sequential Logic □ High-Speed, Low Power CMOS
|
OCR Scan
|
PDF
|
L29C818
Am29818
MIL-STD-883,
24-pin
28-pin
L29C818
L29C818PC25
|
Untitled
Abstract: No abstract text available
Text: CHAPTER 3 FUNCTIONS This chapter describes the functions of SPC internal registers, memory, and buffers. 3.1 INTERNAL REGISTERS 3.2 BASIC CONTROL REGISTER 3.3 INITIAL SETTING REGISTER WINDOW 3.4 MCS BUFFER WINDOW 3.5 USER PROGRAM MEMORY WINDOW 3.6 SCAM REGISTER WINDOW
|
OCR Scan
|
PDF
|
37MT75L.
G02275Ã
|
PD3024
Abstract: No abstract text available
Text: A m 2 9 8 1 8 A Pipeline Register with SSR Diagnostics Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • ■ ■ High-speed noninverting 8-bit parallel register for any data path or pipelining application WCS Writable Control Store pipeline register
|
OCR Scan
|
PDF
|
Am29818A
SN54/74S818
AS374
for37412
CD3024
T-90-20
24-Pin
300-mil
06850C
PD3024
|
Untitled
Abstract: No abstract text available
Text: A m 2 9 8 1 8 A Pipeline Register with SSR Diagnostics Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • ■ ■ High-speed noninverting 8-bit parallel register for any data path or pipelining application WCS Writable Control Store pipeline register
|
OCR Scan
|
PDF
|
SN54/74S818
AS374
Am29818A
02S7S2S
CD3024
300-m
28-Pin
0D37413
24-Pin
T-90-20
|