Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CORE FROM LIBERO Search Results

    CORE FROM LIBERO Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMPM3HMFYAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HPFYADFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP128-1420-0.50-001 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HLFYAUG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP64-1010-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HNFZAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP100-1414-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HLFZAUG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP64-1010-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation

    CORE FROM LIBERO Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: Advanced v0.1 IGLOOTMe Low-Power Flash FPGAs with Flash*FreezeTM Technology Features and Benefits Low Power • • • • • 1.2 V or 1.5 V Core Voltage for Low Power Supports Single-Voltage System Operation Low-Power Active FPGA Operation from 25 µW


    Original     		130-nm, 128-Bit PDF

    ProASIC3

    Abstract: yc 409
    Text: Advanced v0.1 IGLOOTMe Low-Power Flash FPGAs with Flash*FreezeTM Technology Features and Benefits Low Power • • • • • 1.2 V or 1.5 V Core Voltage for Low Power Supports Single-Voltage System Operation Low-Power Active FPGA Operation from 25 µW


    Original     		130-nm, 128-Bit ProASIC3 yc 409 PDF

    verilog hdl code for matrix multiplication

    Abstract: vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code
    Text: Application Note AC319 Using EDAC RAM for RadTolerant RTAX-S/SL and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.2 and Newer Introduction The newest Actel designed-for-space field programmable gate array FPGA family, RTAX-S/SL, is a highperformance, high-density, antifuse-based FPGA with embedded user static RAM (SRAM). Based on the


    Original     		AC319 verilog hdl code for matrix multiplication vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code PDF

    vhdl code hamming

    Abstract: vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED
    Text: Application Note AC273 Using EDAC RAM for RadTolerant RTAX-S FPGAs and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.1 or Older Introduction Actel's newest designed-for-space Field Programmable Gate Array FPGA family, the RTAX-S, is a highperformance, high-density antifuse-based FPGA with embedded user static RAM (SRAM). Based on Actel's


    Original     		AC273 l011011101101 vhdl code hamming vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED PDF

    Diode marking CODE R1K

    Abstract: No abstract text available
    Text: Advanced v0.4 IGLOO e Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V or 1.5 V Core Voltage for Low Power Supports Single-Voltage System Operation Low-Power Active FPGA Operation from 25 µW


    Original     		130-nm, 128-Bit Diode marking CODE R1K PDF

    Untitled

    Abstract: No abstract text available
    Text: Advanced v0.3 IGLOO e Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V or 1.5 V Core Voltage for Low Power Supports Single-Voltage System Operation Low-Power Active FPGA Operation from 25 µW


    Original     		130-nm, 128-Bit PDF

    IO32PDB1V1

    Abstract: IO283PDB7V1
    Text: IGLOO e Datasheet P ro du c t Br ie f 1 – IGLOO™e Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V or 1.5 V Core Voltage for Low Power Supports Single-Voltage System Operation Low-Power Active FPGA Operation from 25 µW


    Original     		130-nm, IO32PDB1V1 IO283PDB7V1 PDF

    IO32PDB1V1

    Abstract: No abstract text available
    Text: IGLOOe Datasheet P ro du c t Br ie f 1 – IGLOO e Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V or 1.5 V Core Voltage for Low Power Supports Single-Voltage System Operation Low-Power Active FPGA Operation from 25 µW


    Original     		130-nm, 128-BiLE3000 IO250PDB6V2 IO250NDB6V2 IO246PDB6V1 IO247NDB6V1 IO247PDB6V1 IO249NPB6V1 IO245PDB6V1 IO253NDB6V2 IO32PDB1V1 PDF

    vhdl code for ARINC

    Abstract: arinc 429 serial transmitter verilog code for 8 bit fifo register DD-03182 vhdl code for rs232 receiver vhdl code for rs232 receiver using fpga asynchronous fifo vhdl KEYPAD 4 X 4 verilog ARINC DEI1070
    Text: ARINC 429 Bus Interface Product Summary Core Deliverables • – Intended Use • ARINC 429 Transmitter Tx • ARINC 429 Receiver (Rx) Evaluation Version • Netlist Version – Key Features • Compiled RTL Simulation Model, Compliant with the Actel Libero Integrated Design


    Original     		PDF

    h5h5

    Abstract: A3P060 APA075 AX125 AF-PHY-0017
    Text: CoreU1PHY – UTOPIA Level 1 PHY Interface Product Summary Libero IDE and Industry Standard Synthesis and Simulation Tools • Intended Use • Standard UTOPIA Level 1 PHY Interface to any ATM Link-Layer Device • RTL Version – VHDL Source Code – Core Synthesis and Simulation Scripts


    Original     		af-phy0017 54-byte 53-byte 16-Bit 54-byteinal. h5h5 A3P060 APA075 AX125 AF-PHY-0017 PDF

    pro asic3

    Abstract: QFN132 Signal Path Designer actel smart fusion
    Text: Libero IDE Quick Start Guide for Software v8.4 Actel Corporation, Mountain View, CA 94043 2008 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5029123-14 Release: November 2008 No part of this document may be copied or reproduced in any form or by any means without prior written consent of


    Original     		PDF

    RTAX2000

    Abstract: RT3PE600L 5V GTL33 vhdl code fro complex multiplication and addition ACT3 A1280A RTAX2000S RTAX-S library A1020A A3P1000 application notes A3P1000
    Text: Libero IDE v8.6 User’s Guide Hyperlinks in the Libero IDE v8.6 User’s Guide PDF file are DISABLED. Please see the online help included with software to view the content with enabled links. Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved.


    Original     		PDF

    STARTER* ACTEL nano

    Abstract: bank card ic software AGLN250V2-ZVQG100 AGLN250ZVQG100 JP13 JP15 current measurement
    Text: IGLOO nano Starter Kit Quickstart Card Kit Contents – AGLN-Z-NANO-KIT Quantity Description 1 IGLOO nano starter kit board with AGLN250V2-ZVQG100 1 Low-cost programming stick LCPS 2 Note: USB 2.0 A to Mini-B cables Users are entitled to a free copy of Libero® IDE Gold Edition with unlimited renewals.


    Original     		AGLN250V2-ZVQG100 STARTER* ACTEL nano bank card ic software AGLN250V2-ZVQG100 AGLN250ZVQG100 JP13 JP15 current measurement PDF

    0xC704DD7B

    Abstract: vhdl code for ARQ ProASIC3 crc 16 verilog cyclic redundancy check verilog source crc verilog code 16 bit IN SDLC PROTOCOL 80C152 APA150-STD CRC-16
    Text: CoreSDLC Product Summary • Netlist Version – Structural Verilog and VHDL Netlists with and without I/O pads Compatible with Actel's Designer Software Place-and-Route Tool – Compiled RTL Simulation Supported in Actel Libero IDE Intended Use • ISDN D-Channel


    Original     		80C152 0xC704DD7B vhdl code for ARQ ProASIC3 crc 16 verilog cyclic redundancy check verilog source crc verilog code 16 bit IN SDLC PROTOCOL APA150-STD CRC-16 PDF

    Untitled

    Abstract: No abstract text available
    Text: Application Note Context Save and Reload Introduction In power-critical applications, many systems store data their context to memory, suspend operation, or turn off components to reduce power. Once operation resumes, power and previously stored data are


    Original     		PDF

    fpga 1553B

    Abstract: 1553b VHDL MIL-STD-1553B FPGA Actel 1553b RT MIL-STD-1553B ACTEL FPGA vhdl code manchester encoder mil 1553b Core1553BRT v3.1 1553 VHDL manchester verilog decoder
    Text: Core1553BRT MIL-STD-1553B Remote Terminal Product Summary • Intended Use • 1553B Remote Terminal RT • DMA Backend Interface to External Memory • Direct Backend Interface to Devices • Space and Avionic Applications • Supports MIL-STD 1553B •


    Original     		Core1553BRT MIL-STD-1553B 1553B 1553B 1553BRT A54SX32A fpga 1553B 1553b VHDL MIL-STD-1553B FPGA Actel 1553b RT MIL-STD-1553B ACTEL FPGA vhdl code manchester encoder mil 1553b Core1553BRT v3.1 1553 VHDL manchester verilog decoder PDF

    GLC REGULATOR

    Abstract: No abstract text available
    Text: Application Note Context Save and Reload Introduction In power-critical applications, many systems store data their context to memory, suspend operation, or turn off components to reduce power. Once operation resumes, power and previously stored data are


    Original     		PDF

    16 BIT ALU design with verilog/vhdl code

    Abstract: 8 BIT ALU design with verilog/vhdl code 32 BIT ALU design with verilog/vhdl code ahb master bfm ARM7 pin diagram d00000-d00040 ARM7 instruction set cycle timing summary 32 BIT ALU design with verilog/vhdl advantages of arm7 ARM7
    Text: CoreMP7 Product Summary • • • • • • • Verification and Compliance • • Personal Audio MP3, WMA, and AAC Players Personal Digital Assistants Wireless Handset Pagers Digital Still Camera Inkjet/Bubble-Jet Printer Monitors Compliant with ARMv4T ISA


    Original     		PDF

    mil-std-1553b SPECIFICATION

    Abstract: manchester verilog decoder vhdl code manchester encoder 1553 VHDL AS5682 1553b VHDL fpga 1553B RT MIL-STD-1553B ACTEL FPGA verilog code parity A3P250
    Text: Advanced v1.1 Core1553BRT-EBR Enhanced Bit Rate 1553 Remote Terminal Product Summary Development System • Intended Use • 1553 Enhanced Bit Rate Remote Terminal RT • DMA Backend Interface to External Memory • Direct Backend Interface to Devices •


    Original     		Core1553BRT-EBR mil-std-1553b SPECIFICATION manchester verilog decoder vhdl code manchester encoder 1553 VHDL AS5682 1553b VHDL fpga 1553B RT MIL-STD-1553B ACTEL FPGA verilog code parity A3P250 PDF

    Core1553BRM handbook

    Abstract: 69151 summit Core1553BRM 1553 VHDL 1553b VHDL BP11 Dp11 RT MIL-STD-1553B ACTEL FPGA manchester verilog decoder 1553 SUmmit RT-751
    Text: Core1553BRM Handbook v2.0 Actel Corporation, Mountain View, CA 94043 2007 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 50200091-0 Release: March 2007 No part of this document may be copied or reproduced in any form or by any means without prior written


    Original     		Core1553BRM Core1553BRM handbook 69151 summit 1553 VHDL 1553b VHDL BP11 Dp11 RT MIL-STD-1553B ACTEL FPGA manchester verilog decoder 1553 SUmmit RT-751 PDF

    vhdl code for manchester decoder

    Abstract: manchester verilog decoder MIL-HDBK-1553A 1553b VHDL 1553b bu-63147 fpga 1553B SA30L Verilog implementation of a Manchester Encoder/Decoder
    Text: v3.0 MIL-STD-1553B Remote Terminal Core1553BRT Pr od uc t S um m ary De vel opm en t Sy s te m In t e n d e d U s e • Complete 1553BRT Implementation, Implemented in an A54SX32A • 1553B Remote Terminal RT • DMA Backend Interface to External Memory


    Original     		MIL-STD-1553B Core1553BRT 1553B 1553BRT A54SX32A 1553B vhdl code for manchester decoder manchester verilog decoder MIL-HDBK-1553A 1553b VHDL bu-63147 fpga 1553B SA30L Verilog implementation of a Manchester Encoder/Decoder PDF

    Untitled

    Abstract: No abstract text available
    Text: CorePCIF v4.0 Handbook Microsemi Corporation, Mountain View, CA 94043 2014 Microsemi Corporation. All rights reserved. Printed in the United States of America Part Number: 50200087-7 Release: February 2014 No part of this document may be copied or reproduced in any form or by any means without prior written


    Original     		PDF

    1553b VHDL

    Abstract: COREPCI EVALUATION BOARD CORE8051 111-507 A3P600 fpga 1553B vhdl code for DMA PAR64 rtax4000
    Text: CorePCIF v3.6 Handbook Actel Corporation, Mountain View, CA 94043 2008 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 50200087-5 Release: April 2009 No part of this document may be copied or reproduced in any form or by any means without prior written


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Core1553BRM v4.0 Handbook Microsemi Corporate Headquarters 2014 Microsemi Corporation. All rights reserved. Printed in the United States of America Part Number: 50200091-2 Release: January 2014 No part of this document may be copied or reproduced in any form or by any means without prior written consent of


    Original     		Core1553BRM PDF