Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    COS SYSTEM GENERATOR XILINX Search Results

    COS SYSTEM GENERATOR XILINX Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-VHDCIMX200-003 Amphenol Cables on Demand Amphenol CS-VHDCIMX200-003 VHDCI SCSI (SCSI-5) LVD/SE Cable - .8mm 68-pin VHDCI SCSI Male to Male 3m Datasheet
    CS-VHDCIMX200-000.5 Amphenol Cables on Demand Amphenol CS-VHDCIMX200-000.5 VHDCI SCSI (SCSI-5) LVD/SE Cable - .8mm 68-pin VHDCI SCSI Male to Male .5m Datasheet
    CS-VHDCIMX200-005 Amphenol Cables on Demand Amphenol CS-VHDCIMX200-005 VHDCI SCSI (SCSI-5) LVD/SE Cable - .8mm 68-pin VHDCI SCSI Male to Male 5m Datasheet
    CS-VHDCIMX200-006 Amphenol Cables on Demand Amphenol CS-VHDCIMX200-006 VHDCI SCSI (SCSI-5) LVD/SE Cable - .8mm 68-pin VHDCI SCSI Male to Male 6m Datasheet
    CS-VHDCIMX200-001 Amphenol Cables on Demand Amphenol CS-VHDCIMX200-001 VHDCI SCSI (SCSI-5) LVD/SE Cable - .8mm 68-pin VHDCI SCSI Male to Male 1m Datasheet

    COS SYSTEM GENERATOR XILINX Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    X8140

    Abstract: JTA2410-2 Theta precision Sine Wave Generator x814 XC4000E sine look up table sine cosine function generator cos system generator xilinx Theta
    Text: Sine/Cosine Look Up Table V1.0.2 October 15, 1999 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com/ipcenter Features • • • • • • •


    Original     		PDF XC4000E, X8140 JTA2410-2 Theta precision Sine Wave Generator x814 XC4000E sine look up table sine cosine function generator cos system generator xilinx Theta

    verilog code for fir filter

    Abstract: FIR FILTER implementation xilinx verilog coding for fir filter digital FIR Filter verilog code digital FIR Filter VHDL code verilog code for discrete linear convolution verilog code for mpeg4 FIR Filter verilog code 8 tap fir filter verilog xilinx FPGA IIR Filter
    Text: White Paper: Spartan-II R Xilinx Spartan-II FIR Filter Solution Author: Antolin Agatep WP116 v1.0 April 5, 2000 Introduction Traditionally, digital signal processing (DSP) algorithms are implemented using generalpurpose programmable DSP chips for low-rate applications. Alternatively, special-purpose,


    Original     		PDF WP116 verilog code for fir filter FIR FILTER implementation xilinx verilog coding for fir filter digital FIR Filter verilog code digital FIR Filter VHDL code verilog code for discrete linear convolution verilog code for mpeg4 FIR Filter verilog code 8 tap fir filter verilog xilinx FPGA IIR Filter

    CORDIC v4.0

    Abstract: FIX16 CORDIC in xilinx CORDIC SPARTAN-3E IC BA 3812 DATASHEET CORDIC system generator xilinx cordic design for fixed angle rotation cordic design for fixed angle of rotation cordic algorithm in matlab
    Text: CORDIC v4.0 DS249 April 24, 2009 Product Specification • Introduction The Xilinx LogiCORE IP CORDIC core implements a generalized coordinate rotational digital computer CORDIC algorithm. For use with Xilinx CORE Generator™ and Xilinx System Generator™ v11.1 or later.


    Original     		PDF DS249 CORDIC v4.0 FIX16 CORDIC in xilinx CORDIC SPARTAN-3E IC BA 3812 DATASHEET CORDIC system generator xilinx cordic design for fixed angle rotation cordic design for fixed angle of rotation cordic algorithm in matlab

    precision Sine Wave Generator

    Abstract: sine cosine function generator XC4000 XC4000E X8140
    Text: dsp_trigtabl.fm Page 75 Wednesday, March 4, 1998 3:36 PM Sine/Cosine March 16, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com format. However, values for theta may be provided in either


    Original     		PDF

    vhdl code for rotation cordic

    Abstract: DS858 LogiCORE IP CORDIC CORDIC divider CORDIC in xilinx cordic design for fixed angle rotation CORDIC v5.0 CORDIC v4.0 XC7K325T CORDIC system generator xilinx
    Text: LogiCORE IP CORDIC v5.0 DS858 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP v5.0 core implements a generalized coordinate rotational digital computer CORDIC algorithm. Features Core Specifics Supported


    Original     		PDF DS858 ZynqTM-7000, vhdl code for rotation cordic LogiCORE IP CORDIC CORDIC divider CORDIC in xilinx cordic design for fixed angle rotation CORDIC v5.0 CORDIC v4.0 XC7K325T CORDIC system generator xilinx

    XC6SLX45-FGG484

    Abstract: xilinx logicore core dds DSP48A1s xilinx logicore core dds square wave DS558 DSP48 precision Sine 1Mhz Wave Generator vhdl for 8 point fft in xilinx sine cosine phase quadrant look-up address f xc3*6
    Text: LogiCORE IP DDS Compiler v4.0 DS558 December 2, 2009 Product Specification Introduction The LogiCORE IP DDS Direct Digital Synthesizer Compiler core sources sinusoidal waveforms for use in many applications. A DDS consists of a Phase Generator and a SIN/COS Lookup Table. These parts are available


    Original     		PDF DS558 XC6SLX45-FGG484 xilinx logicore core dds DSP48A1s xilinx logicore core dds square wave DSP48 precision Sine 1Mhz Wave Generator vhdl for 8 point fft in xilinx sine cosine phase quadrant look-up address f xc3*6

    sine cosine phase quadrant look-up address

    Abstract: PHASE SHIFT KEYING PSK precision Sine Wave Generator xilinx logicore core dds is706 quadrature phase sine wave generator 2061d DAC 5754 FPGA FAMILY direct digital synthesizer precision waveform generator
    Text: Direct Digital Synthesizer DDS V4.0 October 4, 2001 Product Specification • • Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com • • Applications


    Original     		PDF 1614dB pr-2001 sine cosine phase quadrant look-up address PHASE SHIFT KEYING PSK precision Sine Wave Generator xilinx logicore core dds is706 quadrature phase sine wave generator 2061d DAC 5754 FPGA FAMILY direct digital synthesizer precision waveform generator

    low pass fir Filter VHDL code

    Abstract: low pass Filter VHDL code verilog code for distributed arithmetic digital FIR Filter verilog code dsp processor Architecture of TMS320C6X vhdl code for 16 bit dsp processor xilinx code fir filter in vhdl 8 tap fir filter vhdl digital FIR Filter with verilog HDL code dsp processor design using vhdl
    Text: Case Studies DSP – 1 n DRAM Controller: XC9500 ISP CPLD n Universal Serial Bus: XC4000E/X FPGA n Peripheral Component Interconnect: XC4000E/X FPGA n Digital Signal Processing: XC4000XL FPGA Case Study #4 - DSP DSP – 2 n Satellite modem uses distributed arithmetic


    Original     		PDF XC4000E/X XC9500 XC4000XL 48-TAP 32-TAP low pass fir Filter VHDL code low pass Filter VHDL code verilog code for distributed arithmetic digital FIR Filter verilog code dsp processor Architecture of TMS320C6X vhdl code for 16 bit dsp processor xilinx code fir filter in vhdl 8 tap fir filter vhdl digital FIR Filter with verilog HDL code dsp processor design using vhdl

    XAPP921c

    Abstract: low pass fir Filter VHDL code DSP48 pulse shaping FILTER implementation xilinx kevin DSP based sine wave inverter circuit diagram vhdl code HAMMING LFSR on vhdl code HAMMING LFSR matlab programs for impulse noise removal matched filter matlab codes MATLAB code for halfband filter
    Text: Application Note: Virtex-5, Spartan-DSP FPGAs Designing Efficient Wireless Digital Up and Down Converters Leveraging CORE Generator and System Generator R XAPP1018 v1.0 October 22, 2007 Summary Authors: Helen Tarn, Kevin Neilson, Ramon Uribe, David Hawke


    Original     		PDF XAPP1018 XAPP921c low pass fir Filter VHDL code DSP48 pulse shaping FILTER implementation xilinx kevin DSP based sine wave inverter circuit diagram vhdl code HAMMING LFSR on vhdl code HAMMING LFSR matlab programs for impulse noise removal matched filter matlab codes MATLAB code for halfband filter

    CPX2208

    Abstract: PM5357 CPV5300 Agere ASI Xilinx asi
    Text: Preliminary Product Brief April 2000 NPIDS Integrated Development System NPIDS PayloadPlus Integrated Development System Summary • ■ Using the Lucent PayloadPlus Integrated Development System IDS lets you shorten product development time by optimizing the code development process. An IDS system includes a workstation loaded with the PayloadPlus hardware,


    Original     		PDF OC-12 2000Lucent CPX2208 PM5357 CPV5300 Agere ASI Xilinx asi

    cordic design for fixed angle rotation

    Abstract: CORDIC in xilinx CORDIC system generator xilinx CORDIC MAGNITUDE code for scale free cordic cordic design for fixed angle of rotation code for cordic cordic algorithm CORDIC tanh fpga polar architecture
    Text: CORDIC v2.0 DS249 v1.5 March 28, 2003 Product Specification Features • Word Serial architectural configuration for small area • Available for all Virtex , Virtex-E, Virtex-II, Virtex-II Pro™, Spartan™-II, Spartan-IIE and Spartan-3 FPGA family members


    Original     		PDF DS249 cordic design for fixed angle rotation CORDIC in xilinx CORDIC system generator xilinx CORDIC MAGNITUDE code for scale free cordic cordic design for fixed angle of rotation code for cordic cordic algorithm CORDIC tanh fpga polar architecture

    verilog for 8 point dct in xilinx

    Abstract: XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx
    Text: 1-D Discrete Cosine Transform DCT V2.1 March 14, 2002 Product Specification General Description Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com Features


    Original     		PDF 24-bit com/xapp/xapp208 verilog for 8 point dct in xilinx XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx

    verilog for 8 point dct in xilinx

    Abstract: IEEE1180-1990 IEEE-1180 2-D Discrete Cosine Transform DCT fpga frame by vhdl examples fir filter design using vhdl verilog 2d filter xilinx digital FIR Filter using distributed arithmetic xILINX ISE ALLIANCE SOFTWARE 4.2i
    Text: 2-D Discrete Cosine Transform DCT V2.0 March 14, 2002 Product Specification security services General Description The Discrete Cosine Transform (DCT) is a technique that converts a spatial domain waveform into its constituent frequency components as represented by a set of coefficients.


    Original     		PDF

    viterbi IESS-308/309

    Abstract: xilinx logicore core dds Automatic Railway Gate Control system, CORDIC system generator xilinx xilinx logicore core dds square wave XAPP474 CORDIC to generate sine wave fpga spartan3 fpga development boards dvb-s encoder design with fpga Sequential IESS-308/309
    Text: Application Note: Spartan-3 FPGA Series R Using IP Cores in Spartan-3 Generation FPGAs XAPP474 v1.1 June 19, 2005 Summary This document provides an overview of the Xilinx CORE Generator System and the Xilinx Intellectual Property (IP) offerings that facilitate the Spartan™-3 Generation design process.


    Original     		PDF XAPP474 27MHz viterbi IESS-308/309 xilinx logicore core dds Automatic Railway Gate Control system, CORDIC system generator xilinx xilinx logicore core dds square wave XAPP474 CORDIC to generate sine wave fpga spartan3 fpga development boards dvb-s encoder design with fpga Sequential IESS-308/309

    verilog code of sine rom

    Abstract: sine wave output for fpga using verilog code vhdl code for 555 DS275 X9111 SPARTAN 6 verilog code for sine wave output using FPGA verilog code for sine wave using FPGA
    Text: Sine/Cosine Look-Up Table v5.0 DS275 April 28, 2005 Product Specification Features Functional Description • Drop-in module for Virtex , Virtex-E, and Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-IIE, Spartan-3, and Spartan-3E FPGAs The Sine/Cosine module accepts an unsigned input


    Original     		PDF DS275 verilog code of sine rom sine wave output for fpga using verilog code vhdl code for 555 X9111 SPARTAN 6 verilog code for sine wave output using FPGA verilog code for sine wave using FPGA

    XAPP569

    Abstract: CIC interpolation Filter FIR FILTER implementation xilinx xilinx FPGA implementation of IIR Filter circuit diagram full subtractor implementation us KT 8593 UMTS baseband xilinx FPGA IIR Filter chip-rate spread spectrum interpolation CIC Filter
    Text: Application Note: Spartan-3 FPGA Series Digital Up and Down Converters for the CDMA2000 and UMTS Base Stations R XAPP569 v1.0.1 August 10, 2006 Summary Wireless base station transceiver front-end signal processing often is performed using digital techniques. As bandwidths and IF digital-analog sampling frequencies increase, a large


    Original     		PDF CDMA2000 XAPP569 XAPP569 CIC interpolation Filter FIR FILTER implementation xilinx xilinx FPGA implementation of IIR Filter circuit diagram full subtractor implementation us KT 8593 UMTS baseband xilinx FPGA IIR Filter chip-rate spread spectrum interpolation CIC Filter

    GMSK simulink

    Abstract: xilinx digital Pre-distortion GSM 900 simulink matlab GMSK modulation demodulation simulink block diagram gmsk modulation matlab RPR vhdl code gsm call flow simulink Multichannel Digital Downconverter receiver for an mri scan using matlab simulink verilog code for dpd XAPP1113
    Text: Application Note: Virtex-5 Family Designing Efficient Digital Up and Down Converters for Narrowband Systems R XAPP1113 v1.0 November 21, 2008 Summary Author: Stephen Creaney and Igor Kostarnov Digital Up Converters (DUC) and Digital Down Converters (DDC) are key components of RF


    Original     		PDF XAPP1113 GMSK simulink xilinx digital Pre-distortion GSM 900 simulink matlab GMSK modulation demodulation simulink block diagram gmsk modulation matlab RPR vhdl code gsm call flow simulink Multichannel Digital Downconverter receiver for an mri scan using matlab simulink verilog code for dpd XAPP1113

    xilinx logicore core dds

    Abstract: vhdl code dds vhdl code for msk modulation spartan 3a EP-2000 018HZ phase shift keying vhdl code for accumulator DS558 DSP48
    Text: DDS Compiler v2.0 DS558 May 17, 2007 Product Specification Features Applications • Drop-in module for Virtex -II, Virtex-II Pro, Virtex-4, Virtex-5, Spartan™-3, Spartan-3A, Spartan-3A DSP, and Spartan-3E FPGAs • Digital radios and modems • Software-defined radios SDR


    Original     		PDF DS558 DSP48 xilinx logicore core dds vhdl code dds vhdl code for msk modulation spartan 3a EP-2000 018HZ phase shift keying vhdl code for accumulator DSP48

    kkz11

    Abstract: wavelet transform FPGA wavelet transform VLSI implementation of FIR filters CORDIC in xilinx CORDIC system generator xilinx pulse shaping FILTER implementation xilinx FIR filter design using cordic algorithm trees in discrete mathematics image video procesing code
    Text: Configurable Logic for Digital Signal Processing April 28,1999 Chris Dick, Bob Turney Xilinx Inc. 2100 Logic Drive San Jose CA 95124 Ali M. Reza Dept. Electrical Engineering and Computer Science University of Wisconsin Milwaukee INTRODUCTION The software programmable digital signal processor DSP has been the


    Original     		PDF

    pc controlled robot main project abstract

    Abstract: VERILOG CODE FOR MONTGOMERY MULTIPLIER voice control robot circuits diagram voice control robot pc controlled robot main project circuit diagram dsp ssb hilbert modulation demodulation RF CONTROLLED ROBOT oximeter circuit diagram vhdl code for stepper motor schematic diagram of bluetooth headphone
    Text: Innovate Nordic is a multi-discipline engineering design contest open to all undergraduate and graduate engineering students in the Nordic region. Innovate brings together the smartest engineering students in Nordic region and the programmable logic leadership of Altera Corporation to create an environment of


    Original     		PDF

    XC6SLX45-FGG484

    Abstract: xc6slx45fgg484 SPARTAN 6 xc6slx45 spartan-6 XC6SLX45 DSP48Es XC6SLX45-FGG484-2 EP 2000 5754 datasheet DS558 DSP48
    Text: DDS Compiler v3.0 DS558 June 24, 2009 Product Specification Features Applications • • Digital radios and modems • Software-defined radios SDR • Digital down/up converters for cellular and PCS base stations • Waveform synthesis in digital phase locked loops


    Original     		PDF DS558 DSP48 XC6SLX45-FGG484 xc6slx45fgg484 SPARTAN 6 xc6slx45 spartan-6 XC6SLX45 DSP48Es XC6SLX45-FGG484-2 EP 2000 5754 datasheet DSP48

    XC1765D

    Abstract: mc330 ADMC330 kettle ADDS-21XX-SW-PC ADSP-2100 ADSP-2101 ADSP-2171 AT17C65 atmel 0721
    Text: a ADMC330 DSP Motor Controller Developer’s Reference Manual Rev. 4.0 30 September 1998 Reverse side of front cover. To be left blank. ADMC330 DSP Motor Controller Developer’s Reference Manual CONTENTS SECTION PAGE 1. INTRODUCTION .7


    Original     		PDF ADMC330 ADMC330 ADMC330. XC1765D mc330 kettle ADDS-21XX-SW-PC ADSP-2100 ADSP-2101 ADSP-2171 AT17C65 atmel 0721

    CHING EMC 182

    Abstract: XC4FX100 ML505 System ACE CompactFlash Solution in ML402 microblaze ethernet ML506 IR ML405 ML501 ml501 de xilinx compactflash ML506 JTAG
    Text: Embedded System Tools Reference Guide EDK 11.3.1 UG111 September 16, 2009 . R Copyright 2002 – 2009 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc.


    Original     		PDF UG111 UG111, CHING EMC 182 XC4FX100 ML505 System ACE CompactFlash Solution in ML402 microblaze ethernet ML506 IR ML405 ML501 ml501 de xilinx compactflash ML506 JTAG

    digital IIR Filter VHDL code

    Abstract: verilog code for fir filter using DA vhdl code for 8-bit serial adder low pass Filter VHDL code low pass fir Filter VHDL code verilog edge detection 2d filter xilinx xilinx code for 8-bit serial adder 8 bit sequential multiplier VERILOG 8 bit fir filter vhdl code implementation of 16-tap fir filter using fpga
    Text: SEMINAR SIGNAL PROCESSING with XILINX FPGAs Bruce Newgard N BITS WIDE FIR FILTER SAMPLE DATA X0 SUM X • K C0 X11 X • C1 X22 OUTPUT DATA X • C22 • • • • • • K SUMs K TAPS LONG X.D.S.P. 6OLGH1XPEHU  ;'63337 SIGNAL PROCESSING WITH XILINX FPGAs


    Original     		PDF XC4000 Page66 4000E\EX Page67 digital IIR Filter VHDL code verilog code for fir filter using DA vhdl code for 8-bit serial adder low pass Filter VHDL code low pass fir Filter VHDL code verilog edge detection 2d filter xilinx xilinx code for 8-bit serial adder 8 bit sequential multiplier VERILOG 8 bit fir filter vhdl code implementation of 16-tap fir filter using fpga