SN74LS193d
Abstract: SG366
Text: SN74LS193 Presettable 4-Bit Binary Up/Down Counter The SN74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and the circuits can operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.
|
Original
|
SN74LS193
MODULO-16
20-Pin
SN74LS193d
SG366
|
PDF
|
MC10136L
Abstract: MC1670 T1013 MC10136 MC10136 PLCC MC10136P MC10131 MC10136FN MC10231 t1314
Text: MC10136 Universal Hexadecimal Counter The MC10136 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous count feature
|
Original
|
MC10136
MC10136
r14525
MC10136/D
MC10136L
MC1670
T1013
MC10136 PLCC
MC10136P
MC10131
MC10136FN
MC10231
t1314
|
PDF
|
MC1023
Abstract: MC10136 MC10131 MC10136L MC1670 MC10136FN MC10136P MC10231 MC1013
Text: MC10136 Universal Hexadecimal Counter The MC10136 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous count feature
|
Original
|
MC10136
MC10136
r14525
MC10136/D
MC1023
MC10131
MC10136L
MC1670
MC10136FN
MC10136P
MC10231
MC1013
|
PDF
|
MC10137
Abstract: MC10137L MC10137P MC10137FN
Text: MC10137 Universal Decade Counter The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes
|
Original
|
MC10137
MC10137
r14525
MC10137/D
MC10137L
MC10137P
MC10137FN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Bulletin No. PBLT-D Drawing No. LP0438 Released 10/05 Tel +1 717 767-6511 Fax +1 (717) 764-0839 www.redlion.net MODEL PBLT - LDD 4/6 - DIGIT TOTALIZING COUNTER MODULE DESCRIPTION The Model PBLT Apollo Totalizing Counter Module is a P.C. board assembly designed to be installed in an RLC Large Digit Display product (see LDD
|
Original
|
LP0438
|
PDF
|
CD74HC40103-EP
Abstract: cmos testing abstract
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
cmos testing abstract
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103Ä
SCLS548
|
PDF
|
CD74HC40103-EP
Abstract: CD74HC40103 CD74HC40103QM96EP
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
CD74HC40103
CD74HC40103QM96EP
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
|
PDF
|
|
MC14516B
Abstract: 14516B thumbwheel
Text: MC14516B Binary Up/Down Counter The MC14516B synchronous up/down binary counter is constructed with MOS P−channel and N−channel enhancement mode devices in a monolithic structure. This counter can be preset by applying the desired value, in binary, to the Preset inputs P0, P1, P2, P3 and then bringing the Preset
|
Original
|
MC14516B
MC14516B
14516B
thumbwheel
|
PDF
|
for press tools
Abstract: 3m 3335 3436-1H
Text: Pak 25E, LE and R Assembly Application Tools Instructions The assembly of 3M PAK 25 connectors and 3M™ 3754 Cable can be accomplished when using the 3M™ 3443-127 Series Locator Plates and the 3M™ 3640 or 3335 Assembly Press. Tools required: PAK25E, LE and R Application Tools
|
Original
|
PAK25E,
443-127A
3443-127B
3443-127C
3443-127D
3443-127E
3443-127F
3436-1H
3436-1G
78-8133-3480-8-B
for press tools
3m 3335
3436-1H
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103Ä
SCLS548
CD74HC40103-EP
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
|
PDF
|
CD74HC40103-EP
Abstract: No abstract text available
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
|
PDF
|
CD74HC40103-EP
Abstract: CD54HC40103 CD74HC40103 CD74HC40103-Q1 CD74HC40103QM96EP Q100
Text: CD74HC40103ĆEP HIGHĆSPEED CMOS LOGIC 8ĆSTAGE SYNCHRONOUS DOWN COUNTER SCLS548 − DECEMBER 2003 D Controlled Baseline D D D D D D D D Balanced Propagation Delay and Transition − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of
|
Original
|
CD74HC40103EP
SCLS548
CD74HC40103-EP
CD54HC40103
CD74HC40103
CD74HC40103-Q1
CD74HC40103QM96EP
Q100
|
PDF
|
PS 223 16 pin DIL
Abstract: lfl 1.635 linear L 9115 smd SMD code T6s MECL II data 10536 S78 SMD 126 motorola
Text: M M O T O R O LA Military 10536 Universal Hexadecimal Counter ELECTRICALLY TESTED PER: 5962-8774501 The 10536 is a high speed synchronous counterthat can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this de
|
OCR Scan
|
|
PDF
|
dm 1265 r
Abstract: No abstract text available
Text: M M O T O R O L A Military 10536 Universal Hexadecimal Counter ELECTRICALLY TESTED PER: 5962-8774501 The 10536 is a high speed synchronous counterthat can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this de
|
OCR Scan
|
counter015DR2
dm 1265 r
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA Military 10537 Universal Decade Counter ELECTRICALLY TESTED PER: MPG 10537 The 10537 is a high speed synchronous counterthat can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this de vice allows the designer to use one basic counter for most applications. The syn
|
OCR Scan
|
presen15DR2
|
PDF
|
AAAC
Abstract: No abstract text available
Text: Philips Semiconductors-Signetlcs FAST TTL Logic Series Surface Mounted ICs SECTION 7 INTRODUCTION Easier Board Rework Economic survival is driving the electronics industry to use cheaper, faster, more reliable and more dense systems and components. Assembly technologies, such as SMD
|
OCR Scan
|
|
PDF
|